您好,欢迎来到知芯网

更新日期:2024-04-01

产品简介:具有双输入、DT 引脚和 8V UVLO、采用 DW 或 DWK 封装的 5.7kVrms、4A/6A 双通道隔离式栅极驱动器

查看详情

UCC21540DWKR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

UCC21540DWKR 中文资料属性参数

  • 现有数量:0现货查看交期
  • 价格:2,000 : ¥7.71538卷带(TR)
  • 系列:-
  • 包装:卷带(TR)
  • 产品状态:在售
  • 技术:容性耦合
  • 通道数:2
  • 电压 - 隔离:5700Vrms
  • 共模瞬变抗扰度(最小值):100V/ns
  • 传播延迟 tpLH / tpHL(最大值):40ns,40ns
  • 脉宽失真(最大):5.5ns
  • 上升/下降时间(典型值):5ns,6ns
  • 电流 - 输出高、低:4A,6A
  • 电流 - 峰值输出:4A,6A
  • 电压 - 正向 (Vf)(典型值):-
  • 电流 - DC 正向 (If)(最大值):-
  • 电压 -?输出供电:9.2V ~ 18V
  • 工作温度:-40°C ~ 125°C
  • 安装类型:表面贴装型
  • 封装/外壳:14-SOIC(0.295",7.50mm 宽)
  • 供应商器件封装:14-SOIC
  • 认证机构:CQC,UL,VDE

产品特性

  • Wide body package options DW SOIC-16: pin-2-pin to UCC21520 DWK SOIC-14: 3.3 mm Ch-2-Ch spacing
  • DW SOIC-16: pin-2-pin to UCC21520
  • DWK SOIC-14: 3.3 mm Ch-2-Ch spacing
  • Up to 4-A peak source and 6-A peak sink output
  • Up to 18-V VDD output drive supply 5-V and 8-V VDD UVLO Options
  • 5-V and 8-V VDD UVLO Options
  • CMTI greater than 100 V/ns
  • Switching parameters: 40-ns maximum propagation delay 5-ns maximum delay matching 5.5-ns maximum pulse-width distortion 35-µs maximum VDD power-up delay
  • 40-ns maximum propagation delay
  • 5-ns maximum delay matching
  • 5.5-ns maximum pulse-width distortion
  • 35-µs maximum VDD power-up delay
  • Resistor-programmable dead time
  • TTL and CMOS compatible inputs
  • Safety-related certifications: 8000-VPK reinforced isolation per DIN V VDE V 0884-11:2017-01 5700-VRMS isolation for 1 minute per UL 1577 CQC certification per GB4943.1-2011
  • 8000-VPK reinforced isolation per DIN V VDE V 0884-11:2017-01
  • 5700-VRMS isolation for 1 minute per UL 1577
  • CQC certification per GB4943.1-2011

产品概述

The UCC2154x is an isolated dual channel gate driver family designed with up to 4-A/6-A peak source/sink current to drive power MOSFET, IGBT, and GaN transistors. UCC2154x in DWK package also offers 3.3-mm minimum channel-to-channel spacing which facilitates higher bus voltage.The UCC2154xfamily can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5.7-kVRMS isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI).Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, integrated de-glitch filter that rejects input transients shorter than 5ns, and negative voltage handling for up to –2V spikes for 200ns on input and output pins. All supplies have UVLO protection.

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9