您好,欢迎来到知芯网

更新日期:2024-04-01 00:04:00

产品简介:适用于 VR13 CPU VCORE 和 DDR 存储器的两相 D-CAP+™ 降压控制器

查看详情

TPS53626RSMT 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

TPS53626RSMT 中文资料属性参数

  • 现有数量:865现货10,000Factory
  • 价格:1 : ¥52.63000剪切带(CT)250 : ¥36.72408卷带(TR)
  • 系列:D-CAP+?
  • 包装:卷带(TR)剪切带(CT)Digi-Reel? 得捷定制卷带
  • 产品状态:在售
  • 应用:控制器,Intel VR13
  • 电压 - 输入:0.25V ~ 1.52V
  • 输出数:1
  • 电压 - 输出:4.5V ~ 28V
  • 工作温度:-40°C ~ 105°C
  • 安装类型:表面贴装型
  • 封装/外壳:32-VFQFN 裸露焊盘
  • 供应商器件封装:32-VQFN(4x4)

产品特性

  • Intel VR13 Serial VID (SVID) Compliant
  • 1- or 2-Phase Operation
  • Default Configuration Mode for VR13 VCCIO and VMCP
  • Supports Both Droop and Non-Droop Applications
  • 8-Bit DAC with 5-mV Step
  • Output Range: 0.25 V to 1.52 V
  • Optimized Efficiency at Light and Heavy Loads
  • 8 Independent Levels of Overshoot Reduction (OSR) and Undershoot Reduction (USR)
  • Driverless Configuration for Efficient High-Frequency Switching
  • Supports Discrete, Power Block, Power Stage or DrMOS MOSFET Implementations
  • Accurate, Adjustable Voltage Positioning
  • 300-kHz to 1-MHz Frequency Selections
  • Patented AutoBalance Phase Balancing
  • Programmable ON-Pulse Extension for Load Transient Boost
  • Programmable Auto DCM and CCM Operation
  • Selectable 8-level Current Limit
  • 4.5-V to 28-V Conversion Voltage Range
  • Small, 4 mm × 4 mm, 32-Pin, VQFN PowerPad Package

产品概述

The TPS53626 device is a driverless, VR13 SVID compliant, synchronous buck controller. Advanced control features such as D-CAP+ architecture with overlapping pulse support undershoot reduction (USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. The device also supports single-phase operation in CCM or DCM for light-load efficiency boost. The device integrates a full set of VR13 I/O features including VR_READY (PGOOD), ALERT and VR_HOT. The SVID interface address allows programming from 00h to 07h. Adjustable control of VOUT slew rate can be programmed as high as 20mV/uS.Paired with the TI NexFET Power Stage, this total solution delivers exceptionally high speed and low switching loss. The TPS53626 also offers four default modes that configure VCCIO and VMCP settings with one single external resistor to save component count and board space.The TPS53626 device package is a space saving, thermally enhanced 32-pin VQFN package that operates from –40°C to 105°C.

TPS53626RSMT 电路图

TPS53626RSMT 电路图

TPS53626RSMT 电路图

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9