您好,欢迎来到知芯网
  • 封装:20-SOIC(0.295",7.50mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:管件
  • 参考价格:$0.33792-$0.92

更新日期:2024-04-01 00:04:00

产品简介:具有总线保持、TTL 兼容型 CMOS 输入和三态输出的 8 通道、2.7V 至 3.6V 缓冲器

查看详情
  • 封装:20-SOIC(0.295",7.50mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:管件
  • 参考价格:$0.33792-$0.92

SN74LVTH241DW 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74LVTH241DW 中文资料属性参数

  • 标准包装:25
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 缓冲器,驱动器,接收器,收发器
  • 系列:74LVTH
  • 逻辑类型:缓冲器/线路驱动器,非反相
  • 元件数:2
  • 每个元件的位元数:4
  • 输出电流高,低:32mA,64mA
  • 电源电压:2.7 V ~ 3.6 V
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:20-SOIC(0.295",7.50mm 宽)
  • 供应商设备封装:20-SOIC
  • 包装:管件
  • 其它名称:296-1715296-1715-5

产品特性

  • Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Support Unregulated Battery Operation Down to 2.7 V
  • Typical VOLP (Output Ground Bounce)    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 500 mA Per JESD 17
  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A)
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)

产品概述

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) VCC operation, with the capability to provide a TTL interface to a 5-V system environment.The ’LVTH241 devices are organized as two 4-bit line drivers with separate output-enable (1OE\, 2OE) inputs. When 1OE\ is low or 2OE is high, the devices pass noninverted data from the A inputs to the Y outputs. When 1OE\ is high or 2OE is low, the outputs are in the high-impedance state.Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE\ should be tied to VCC through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

SN74LVTH241DW 数据手册

数据手册 说明 数量 操作
SN74LVTH241DW

3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85

15页,487K 查看
SN74LVTH241DWE4

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

12 Pages页,304K 查看
SN74LVTH241DWR

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

12 Pages页,311K 查看
SN74LVTH241DWRE4

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

12 Pages页,304K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9