- 封装:20-TSSOP(0.173",4.40mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:Digi-Reel®
- 参考价格:$0.558-$1.3
更新日期:2024-04-01 00:04:00
产品简介:具有三态输出的增强型产品 8 通道、2V 至 3.6V 缓冲器
查看详情- 封装:20-TSSOP(0.173",4.40mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:Digi-Reel®
- 参考价格:$0.558-$1.3
SN74LVC541AQPWREP 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
SN74LVC541AQPWREP 中文资料属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:逻辑 - 缓冲器,驱动器,接收器,收发器
- 系列:74LVC
- 逻辑类型:缓冲器/线路驱动器,非反相
- 元件数:1
- 每个元件的位元数:8
- 输出电流高,低:24mA,24mA
- 电源电压:2 V ~ 3.6 V
- 工作温度:-40°C ~ 125°C
- 安装类型:表面贴装
- 封装/外壳:20-TSSOP(0.173",4.40mm 宽)
- 供应商设备封装:20-TSSOP
- 包装:®
- 其它名称:296-22373-6
产品特性
- Controlled Baseline One Assembly/Test Site, One Fabrication Site
- One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of 40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree
- Operates From 2 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 5.1 ns at 3.3 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)
- Ioff Supports Partial-Power-Down Mode Operation
产品概述
The SN74LVC541A-EP octal buffer/driver is designed for 2.7-V to 3.6-V VCC operation.The device is ideal for driving bus lines or buffering memory address registers.This device features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output enable (OE1\ or OE2\) input is high, all eight outputs are in the high-impedance state.Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
SN74LVC541AQPWREP 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
Buffer, Non-Inverting 1 Element 8 Bit per Element Push-Pull Output 20-TSSOP |
15页,1023K | 查看 |
SN74LVC541AQPWREP 相关产品
- 100314QC
- 1P1G125QDCKRG4Q1
- 1P1G125QDCKRQ1
- 1P1G126QDBVRQ1
- 74ABT125PW,118
- 74ABT162244CSSX
- 74ABT162244DGGRG4
- 74ABT162245DLRG4
- 74ABT16245ADGGRG4
- 74ABT244D,623
- 74ABT245PW,118
- 74AC11244DBR
- 74AC11244DWR
- 74AC11244PWR
- 74AC11245DW
- 74AC11245DWR
- 74AC16244DGGR
- 74AC16244DL
- 74AC16244DLR
- 74AC16245DLR
- 74AC16652DL
- 74ACT11244DBR
- 74ACT11244DWR
- 74ACT11244PWR
- 74ACT11245DBR
- 74ACT11245DWR
- 74ACT11245NSR
- 74ACT11245PWR
- 74ACT16244DGGR
- 74ACT16244DLR