您好,欢迎来到知芯网
  • 封装:8-VFSOP(0.091",2.30mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.1326-$0.28

更新日期:2024-04-01 00:04:00

产品简介:3 通道、1.65V 至 5.5V 缓冲器

查看详情
  • 封装:8-VFSOP(0.091",2.30mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.1326-$0.28

SN74LVC3G34DCUR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74LVC3G34DCUR 中文资料属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 缓冲器,驱动器,接收器,收发器
  • 系列:74LVC
  • 逻辑类型:缓冲器/线路驱动器,非反相
  • 元件数:3
  • 每个元件的位元数:1
  • 输出电流高,低:32mA,32mA
  • 电源电压:1.65 V ~ 5.5 V
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:8-VFSOP(0.091",2.30mm 宽)
  • 供应商设备封装:US8
  • 包装:®
  • 配用:296-13286-2-ND - IC BUFFER TRPL NON-INV 8VSSOP
  • 其它名称:296-13286-6

产品特性

  • Available in the Texas Instruments NanoFree Package
  • Supports 5.5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.1 ns at 3.3 V
  • Low Power Consumption, 10-µA Maximum ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Can Be Used as a Down Translator to Translate Inputs From a Maximum of 5.5 V Down to the VCC Level
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22 2000-V Human Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)
  • 2000-V Human Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)

产品概述

The SN74LVC3G34 device is a triple buffer gate designed for 1.65-V to 5.5-V VCC operation. The SN74LVC3G34 device performs the Boolean function Y = A in positive logic. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SN74LVC3G34DCUR 数据手册

数据手册 说明 数量 操作
SN74LVC3G34DCUR

TRIPLE BUFFER GATE

12 Pages页,319K 查看

SN74LVC3G34DCUR 电路图

SN74LVC3G34DCUR 电路图

SN74LVC3G34DCUR 电路图

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9