您好,欢迎来到知芯网
  • 封装:24-SOIC(0.295",7.50mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:管件
  • 参考价格:$10.88-$8.9176

更新日期:2024-04-01 00:04:00

产品简介:具有八路反向缓冲器的 IEEE 标准 1149.1 (JTAG) 边界扫描测试设备

查看详情
  • 封装:24-SOIC(0.295",7.50mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:管件
  • 参考价格:$10.88-$8.9176

SN74BCT8240ADW 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74BCT8240ADW 中文资料属性参数

  • 标准包装:25
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 专用逻辑
  • 系列:74BCT
  • 逻辑类型:扫描测试设备,带反相缓冲器
  • 电源电压:4.5 V ~ 5.5 V
  • 位数:8
  • 工作温度:0°C ~ 70°C
  • 安装类型:表面贴装
  • 封装/外壳:24-SOIC(0.295",7.50mm 宽)
  • 供应商设备封装:24-SOIC
  • 包装:管件
  • 其它名称:296-33846-5SN74BCT8240ADW-ND

产品特性

  • Members of the Texas Instruments SCOPETM Family of Testability Products
  • Octal Test-Integrated Circuits
  • Functionally Equivalent to 'F240 and 'BCT240 in the Normal-Function Mode
  • Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
  • Test Operation Synchronous to Test Access Port (TAP)
  • Implement Optional Test Reset Signal by Recognizing a Double-High-Level Voltage (10 V) on TMS Pin
  • SCOPETM Instruction Set IEEE Standard 1149.1-1990 Required Instructions, Optional INTEST, CLAMP, and HIGHZ Parallel-Signature Analysis at Inputs Pseudo-Random Pattern Generation From Outputs Sample Inputs/Toggle Outputs
  • IEEE Standard 1149.1-1990 Required Instructions, Optional INTEST, CLAMP, and HIGHZ
  • Parallel-Signature Analysis at Inputs
  • Pseudo-Random Pattern Generation From Outputs
  • Sample Inputs/Toggle Outputs
  • Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT) SCOPE is a trademark of Texas Instruments Incorporated.

产品概述

The 'BCT8240A scan test devices with octal buffers are members of the Texas Instruments SCOPETM testability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.In the normal mode, these devices are functionally equivalent to the 'F240 and 'BCT240 octal buffers. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device terminals or to perform a self test on the boundary-test cells. Activating the TAP in normal mode does not affect the functional operation of the SCOPETM octal buffers.In the test mode, the normal operation of the SCOPETM octal buffers is inhibited and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary-scan test operations, as described in IEEE Standard 1149.1-1990. Four dedicated test terminals control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.The SN54BCT8240A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT8240A is characterized for operation from 0°C to 70°C.  

SN74BCT8240ADW 数据手册

数据手册 说明 数量 操作
SN74BCT8240ADW

Scan Test Device with Inverting Buffers IC 24-SOIC

26页,425K 查看
SN74BCT8240ADWE4

SCAN TEST DEVICES WITH OCTAL INVERTING BUFFERS

26 Pages页,473K 查看
SN74BCT8240ADWR

SCAN TEST DEVICES WITH OCTAL INVERTING BUFFERS

26 Pages页,473K 查看
SN74BCT8240ADWRE4

SCAN TEST DEVICES WITH OCTAL INVERTING BUFFERS

26 Pages页,473K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9