- 封装:48-TFSOP(0.240",6.10mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:Digi-Reel®
- 参考价格:$2.16-$4.32
更新日期:2024-04-01 00:04:00
产品简介:具有可配置电压转换的 16 位双电源总线收发器
查看详情- 封装:48-TFSOP(0.240",6.10mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:Digi-Reel®
- 参考价格:$2.16-$4.32
SN74AVCAH164245GR 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
SN74AVCAH164245GR 中文资料属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:逻辑 - 变换器
- 系列:74AVCAH
- 逻辑功能:变换器,双向,3 态
- 位数:16
- 输入类型:逻辑
- 输出类型:逻辑
- 数据速率:-
- 通道数:2
- 输出/通道数目:8
- 差分 - 输入:输出:无/无
- 传输延迟(最大):3.1ns
- 电源电压:1.4 V ~ 3.6 V
- 工作温度:-40°C ~ 85°C
- 封装/外壳:48-TFSOP(0.240",6.10mm 宽)
- 供应商设备封装:48-TSSOP
- 包装:®
- 其它名称:296-14754-6
产品特性
- Member of the Texas Instruments Widebus Family
- DOC Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With IOH and IOL of ±24 mA at 2.5-V VCC
- Control Inputs VIH/VIL Levels are Referenced to VCCA Voltage
- If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Ioff Supports Partial-Power-Down Mode Operation
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power-Supply Range
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/ Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
产品概述
This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A-port is designed to track VCCA. VCCA accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed to track VCCB. VCCB accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.The SN74AVCAH164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the outputs so the buses are effectively isolated.The SN74AVCAH164245 is designed so that the control pins (1DIR, 2DIR, 1OE\, and 2OE\) are supplied by VCCA.Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.To ensure the high-impedance state during power up or power down, OE\ should be tied to VCCA through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either VCC input is at GND, then both ports are in the high-impedance state.
SN74AVCAH164245GR 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
16 BIT DUAL BUS TRANSCEIVER |
15 Pages页,377K | 查看 |
SN74AVCAH164245GR 相关产品
- 100324QC
- 100324SC
- 100325QC
- 100395QC
- 74ALVC164245DGG:11
- 74ALVC164245DGGRE4
- 74ALVC164245DGGRG4
- 74ALVC164245DGGTE4
- 74ALVC164245DGGTG4
- 74ALVC164245DL,118
- 74ALVC164245DLG4
- 74ALVC164245DLRG4
- 74AVC16T245DGVRE4
- 74AVC4T245BQ,115
- 74AVC4T245DGVRE4
- 74AVC4T245PW,118
- 74AVC4T245QRGYRQ1
- 74AVC4T245RGYRG4
- 74AVC4T245RSVRG4
- 74AVC4T774RSVRG4
- 74AVC8T245BQ,118
- 74AVC8T245RHLRG4
- 74AVCA164245GRE4
- 74AVCAH164245ZQLR
- 74AVCB164245GRE4
- 74AVCBH164245ZQLR
- 74AVCH1T45DBVRE4
- 74AVCH1T45DBVRG4
- 74AVCH1T45DCKRE4
- 74AVCH1T45DCKRG4