- 封装:20-DIP(0.300",7.62mm)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$0.3456-$0.95
更新日期:2024-04-01 00:04:00
产品简介:具有三态输出的高速 CMOS 逻辑 8 输入多路复用器/寄存器
查看详情- 封装:20-DIP(0.300",7.62mm)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$0.3456-$0.95
CD74HC354E 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
PDIP-20
2022+ -
12000
-
上海市
-
-
-
原装可开发票
-
RCA
-
uMAX-8
23+ -
15000
-
上海市
-
-
-
中国区代理原装进口特价
CD74HC354E 中文资料属性参数
- 标准包装:20
- 类别:集成电路 (IC)
- 家庭:逻辑 - 信号开关,多路复用器,解码器
- 系列:74HC
- 类型:数据选择器/多路复用器
- 电路:1 x 8:1
- 独立电路:1
- 输出电流高,低:7.8mA,7.8mA
- 电压电源:单电源
- 电源电压:2 V ~ 6 V
- 工作温度:-55°C ~ 125°C
- 安装类型:通孔
- 封装/外壳:20-DIP(0.300",7.62mm)
- 供应商设备封装:20-PDIP
- 包装:管件
- 其它名称:296-9198-5
产品特性
- HC/HCT354 Transparent Data and Select Latches
- Transparent Data and Select Latches
- Buffered Inputs
- Three-State Complementary Outputs
- Bus Line Driving Capability
- Typical Propagation Delay: VCC = 5V, CL = 15pF, TA = 25°C Data to Output = 18ns
- Data to Output = 18ns
- Fanout (Over Temperature Range) Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types 2V to 6V Operation High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types 4.5V to 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) CMOS Input Compatibility, Il 1µA at VOL, VOH
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
产品概述
The CD54HC354, CD74HC354, and CD74HCT354 are data selectors/multiplexers that select one of eight sources. In both types, the data select bits S0, S1 and S2 are stored in transparent latches that are enabled by a low latch enable input, LE\.In the HC/HCT354 the data enable input, E\, controls transparent latches that pass data to the outputs when E\ is high and latches in new data when E\ is low.In both types the three-state outputs are controlled by three output-enable inputs OE1\, OE2\, and OE3.
CD74HC354E 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
High Speed CMOS Logic 8-Input Multiplexer/Register with 3-State Outputs 20-PDIP -55 to 125 |
15页,246K | 查看 |
![]() |
Multiplexer 1 x 8:1 20-PDIP |
15页,246K | 查看 |
CD74HC354E 相关产品
- 74AC11138D
- 74AC11138DR
- 74AC11138N
- 74AC11138NSR
- 74AC11138PWR
- 74AC11257DW
- 74AC11257N
- 74AC11257PW
- 74AC139MTCX
- 74ACT11139D
- 74ACT11139PWR
- 74ACT11257DWR
- 74ACT138SJX
- 74ACT139MTCX
- 74ACT139SCX
- 74ACT257SCX
- 74AHC138D,118
- 74CB3Q16244DGGRG4
- 74CB3Q3125DBQRE4
- 74CB3Q3245RGYRG4
- 74CB3Q3257DBQRE4
- 74CB3Q3257RGYRG4
- 74CB3Q3305DCURG4
- 74CB3Q3306ADCURE4
- 74CB3Q3306ADCURG4
- 74CB3T16210DGGRG4
- 74CB3T16211DGGRE4
- 74CB3T1G125DBVRE4
- 74CB3T1G125DBVRG4
- 74CB3T1G125DCKRG4