- 封装:16-DIP(0.300",7.62mm)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$0.2288-$0.7
更新日期:2024-04-01 00:04:00
产品简介:高速 CMOS 逻辑双通道 2 线至 4 线解码器/多路信号分离器
查看详情- 封装:16-DIP(0.300",7.62mm)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$0.2288-$0.7
CD74HC139E 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
HARRIS
-
DIP
0 -
60
-
杭州
-
-
-
原装正品现货
-
DIP
2019+ -
5800
-
上海市
-
-
-
全新原装现货
-
TI(德州仪器)
-
PDIP-16
2022+ -
12000
-
上海市
-
-
-
原装可开发票
CD74HC139E 中文资料属性参数
- 标准包装:25
- 类别:集成电路 (IC)
- 家庭:逻辑 - 信号开关,多路复用器,解码器
- 系列:74HC
- 类型:解码器/多路分解器
- 电路:1 x 2:4
- 独立电路:2
- 输出电流高,低:5.2mA,5.2mA
- 电压电源:单电源
- 电源电压:2 V ~ 6 V
- 工作温度:-55°C ~ 125°C
- 安装类型:通孔
- 封装/外壳:16-DIP(0.300",7.62mm)
- 供应商设备封装:16-PDIP
- 包装:管件
- 其它名称:296-33023-5CD74HC139E-ND
产品特性
- Multifunction Capability Binary to 1 of 4 Decoders or 1 to 4 Line Demultiplexer
- Binary to 1 of 4 Decoders or 1 to 4 Line Demultiplexer
- Active Low Mutually Exclusive Outputs
- Fanout (Over Temperature Range) Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types 2V to 6V Operation High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types 4.5V to 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) CMOS Input Compatibility, Il 1µA at VOL, VOH
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
- Memory Decoding, Data Routing, Code Conversion
产品概述
The HC139 and HCT139 devices contain two independent binary to one of four decoders each with a single active low enable input (1E\ or 2E\). Data on the select inputs (1A0 and 1A1 or 2A0 and 2A1) cause one of the four normally high outputs to go low.If the enable input is high all four outputs remain high. For demultiplexer operation the enable input is the data input. The enable input also functions as a chip select when these devices are cascaded. This device is functionally the same as the CD4556B and is pin compatible with it.The outputs of these devices can drive 10 low power Schottky TTL equivalent loads. The HCT logic family is functionally as well as pin equivalent to the LS logic family.
CD74HC139E 数据手册
| 数据手册 | 说明 | 数量 | 操作 |
|---|---|---|---|
CD74HC139E
|
Decoder/Demultiplexer 1 x 2:4 16-PDIP |
15页,455K | 查看 |
CD74HC139E 相关产品
- 74AC11138D
- 74AC11138DR
- 74AC11138N
- 74AC11138NSR
- 74AC11138PWR
- 74AC11257DW
- 74AC11257N
- 74AC11257PW
- 74AC139MTCX
- 74ACT11139D
- 74ACT11139PWR
- 74ACT11257DWR
- 74ACT138SJX
- 74ACT139MTCX
- 74ACT139SCX
- 74ACT257SCX
- 74AHC138D,118
- 74CB3Q16244DGGRG4
- 74CB3Q3125DBQRE4
- 74CB3Q3245RGYRG4
- 74CB3Q3257DBQRE4
- 74CB3Q3257RGYRG4
- 74CB3Q3305DCURG4
- 74CB3Q3306ADCURE4
- 74CB3Q3306ADCURG4
- 74CB3T16210DGGRG4
- 74CB3T16211DGGRE4
- 74CB3T1G125DBVRE4
- 74CB3T1G125DBVRG4
- 74CB3T1G125DCKRG4

搜索
发布采购
CD74HC139E