您好,欢迎来到知芯网
  • 封装:8-VFSOP(0.091",2.30mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®

更新日期:2024-04-01 00:04:00

产品简介:低功耗双通道上升沿 D 级触发器

查看详情
  • 封装:8-VFSOP(0.091",2.30mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®

SN74AUP2G80DCUR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74AUP2G80DCUR 中文资料属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 触发器
  • 系列:74AUP
  • 功能:标准
  • 类型:D 型
  • 输出类型:反相
  • 元件数:2
  • 每个元件的位元数:1
  • 频率 - 时钟:280MHz
  • 延迟时间 - 传输:3.1ns
  • 触发器类型:正边沿
  • 输出电流高,低:4mA,4mA
  • 电源电压:0.8 V ~ 3.6 V
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:8-VFSOP(0.091",2.30mm 宽)
  • 包装:®
  • 其它名称:296-25599-6

产品特性

  • Available in the Texas Instruments NanoStar™ Package
  • Low Static-Power Consumption (ICC = 0.9 µA Maximum)
  • Low Dynamic-Power Consumption (Cpd = 4.3 pF Typ at 3.3 V)
  • Low Input Capacitance (Ci = 1.5 pF Typical)
  • Low Noise – Overshoot and Undershoot <10% of VCC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 4.4 ns Maximum at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22 2000-V Human-Body Model (A114-B, Class II) 1000-V Charged-Device Model (C101)
  • 2000-V Human-Body Model (A114-B, Class II)
  • 1000-V Charged-Device Model (C101)

产品概述

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SN74AUP2G80DCUR 数据手册

数据手册 说明 数量 操作
SN74AUP2G80DCUR

LOGIC, F-F, DUAL, POS EDGE, 8US8; Propagation Delay:4.2ns; Frequency:260MHz; Output Current:4mA; Trigger Type:Positive Edge; Supply Voltage Range:0.8V to 3.6V; Logic Case Style:SSOP; No. of Pins:8; Operating Temperature Range:-40°C to +85°C; SVHC:No SVHC (18-Jun-2010); Output Type:Inverted

20页,814K 查看
SN74AUP2G80DCUR

IC D-TYPE POS TRG DUAL US8

23页,1.22M 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9