您好,欢迎来到知芯网
  • 封装:8-XFBGA,DSBGA
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:带卷 (TR)
  • 参考价格:$0.216-$0.261

更新日期:2024-04-01 00:04:00

产品简介:双路上升沿触发 D 型触发器

查看详情
  • 封装:8-XFBGA,DSBGA
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:带卷 (TR)
  • 参考价格:$0.216-$0.261

SN74AUC2G79YZPR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74AUC2G79YZPR 中文资料属性参数

  • 标准包装:3,000
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 触发器
  • 系列:74AUC
  • 功能:标准
  • 类型:D 型
  • 输出类型:非反相
  • 元件数:2
  • 每个元件的位元数:1
  • 频率 - 时钟:50MHz
  • 延迟时间 - 传输:5ns
  • 触发器类型:正边沿
  • 输出电流高,低:9mA,9mA
  • 电源电压:0.8 V ~ 2.7 V
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:8-XFBGA,DSBGA
  • 包装:带卷 (TR)
  • 其它名称:296-16641-2

产品特性

  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial Power-Down-Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.9 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 222000-V Human-Body Model (A114-B, Class II)200-V Machine Model (A115-A)1000-V Charged-Device Model (C101)
  • 2000-V Human-Body Model (A114-B, Class II)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)

产品概述

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SN74AUC2G79YZPR 数据手册

数据手册 说明 数量 操作
SN74AUC2G79YZPR

IC D-TYPE POS TRG DUAL 8DSBGA

16页,849K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9