- 封装:16-DIP(0.300",7.62mm)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$11.25-$9.2252
更新日期:2024-04-01
产品简介:16 x 4 异步 FIFO 存储器
查看详情- 封装:16-DIP(0.300",7.62mm)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$11.25-$9.2252
SN74ALS232BN 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
PDIP-16
2022+ -
12000
-
上海市
-
-
-
原装可开发票
SN74ALS232BN 中文资料属性参数
- 标准包装:25
- 类别:集成电路 (IC)
- 家庭:逻辑 - FIFO
- 系列:74ALS
- 功能:异步
- 存储容量:64 (16 x 4)
- 数据速率:40MHz
- 访问时间:-
- 电源电压:4.5 V ~ 5.5 V
- 工作温度:0°C ~ 70°C
- 安装类型:通孔
- 封装/外壳:16-DIP(0.300",7.62mm)
- 供应商设备封装:16-PDIP
- 包装:管件
- 其它名称:296-5039-5
产品特性
- Independent Asynchronous Inputs and Outputs
- 16 Words by 4 Bits
- Data Rates up to 40 MHz
- Fall-Through Time 14 ns Typical
- 3-State Outputs
- Package Options Include Plastic Small-Outline Package (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)
产品概述
This 64-bit memory features high speed and fast fall-through times. It is organized as 16 words by 4 bits.
A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates up to 40MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL\ and EMPTY\ output flags. The FULL\ output is low when the memory is full and high when it is not full. The EMPTY\ output is low when the memory is empty and high when it is not empty.
A low level on the reset (RST\) input resets the internal stack-control pointers and also sets EMPTY\ low and sets FULL\ high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a RST\ pulse or from an empty condition, causes EMPTY\ to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the FULL\ or EMPTY\ output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.
The SN74ALS232B is characterized for operation from 0°C to 70°C.
SN74ALS232BN 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
16 x 4 asynchronous FIFO memory 16-PDIP 0 to 70 |
12页,328K | 查看 |
SN74ALS232BN 相关产品
- CD40105BE
- CD74HC40105E
- CD74HC40105M96
- CD74HCT40105E
- CD74HCT40105M
- CY7C421-20VXC
- CY7C4225-15AC
- CY7C4235-15AC
- CY7C4255-10AC
- CY7C4255V-15ASC
- CY7C4265V-15ASC
- CY7C4285V-15ASC
- IDT7200L35J
- IDT7201LA50TP
- IDT7202LA50SO
- IDT723624L15PF
- IDT72V215L15TF
- SN74ABT3612-15PCB
- SN74ABT3614-15PCB
- SN74ACT2226DW
- SN74ACT2228DW
- SN74ACT2228DWR
- SN74ACT2229DW
- SN74ACT3622-15PQ
- SN74ACT3651-15PCB
- SN74ACT7804-40DL
- SN74ACT7804-40DLR
- SN74ACT7813-25DL
- SN74ALS232BN
- SN74ALVC7804-40DL