更新日期:2024-04-01
产品简介:1Gbps 至 6.25Gbps 背板均衡器
查看详情EQ50F100LR 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
WSON-6(3x3)
2022+ -
12000
-
上海市
-
-
-
原装可开发票
EQ50F100LR 中文资料属性参数
- 现有数量:0现货
- 价格:停产
- 系列:-
- 包装:卷带(TR)剪切带(CT)? 得捷定制卷带
- 产品状态:停产
- 应用:数据传输
- 接口:串行
- 电压 - 供电:1.71V ~ 1.89V
- 封装/外壳:6-WDFN 裸露焊盘
- 供应商器件封装:6-WSON(3x3)
- 安装类型:表面贴装型
产品特性
- Recovers 6.25 Gbps signals after 30" of FR4
- Single 1.8V power supply
- Low power consumption: 85mW
- Equalize up to 20dB loss at 2.5 GHz
- 35 ps residual deterministic jitter at 5 Gbps
- On-chip CML terminations
- Small 3 mm x 3 mm 6-pin leadless LLP package
产品概述
The EQ50F100 is a equalizer designed to compensate transmission medium losses and reduce the medium-induced deterministic jitter. It is optimized for operation from 1Gbps to 6.25Gbps, on printed circuit backplane for up to 30" of FR4 striplines with backplane connectors at both ends. It is code independent, and functioning equally well for short run length, balanced codes such as 8b/10b, commonly used in multiplexed 1.25 Gbps Ethernet Systems.The equalizer uses differential CML inputs and outputs with feed-through pin-outs, mounted in a 3 mm x 3 mm 6-pin leadless LLP package. It is powered from single 1.8V supply and consumes 85 mW.
EQ50F100LR 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
Data Transport Interface 6-WSON (3x3) |
7页,237K | 查看 |
EQ50F100LR 电路图

EQ50F100LR 电路图
EQ50F100LR 相关产品
- 14212R-500
- 14222R-800
- 14230R-450
- 14315R-100
- 5962-8771601EA
- 5962-89710013X
- 5962-8971001XX
- 65LBC174AM16DWREP
- 6PAIC3109TRHBRQ1
- 6PAIC3109TWRHMRQ1
- 6PAIC3254IRHBRQ1
- 77049012A
- 7900901CA
- 821004JG
- 821034DNG
- 82V2058XDAG
- 82V2084PFG
- 82V2088BBG
- 88E1510-A0-NNB2C000
- 88E1512-A0-NNP2C000
- 88E1512-A0-NNP2I000
- 88E1514-A0-NNP2C000
- 88E1518-A0-NNB2C000
- 88E3015-A2-NNP1C000
- 88E3082-C1-BAR1C000
- 88E3082-C1-BAR1I000
- 89H64H16AG2ZCBLG
- 89HP0504PBZBNRGI
- 89HPES4T4ZBBCGI
- 89HT0816PYDBCG