您好,欢迎来到知芯网
  • 封装:20-SSOP(0.154",3.90mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.3993-$1

更新日期:2024-04-01

产品简介:具有三态输出和串联阻尼电阻的八路 D 类寄存器

查看详情
  • 封装:20-SSOP(0.154",3.90mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.3993-$1

CY74FCT2574ATQCT 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

CY74FCT2574ATQCT 中文资料属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 触发器
  • 系列:74FCT
  • 功能:标准
  • 类型:D 型
  • 输出类型:三态非反相
  • 元件数:1
  • 每个元件的位元数:8
  • 频率 - 时钟:-
  • 延迟时间 - 传输:2ns
  • 触发器类型:正边沿
  • 输出电流高,低:15mA,12mA
  • 电源电压:4.75 V ~ 5.25 V
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:20-SSOP(0.154",3.90mm 宽)
  • 包装:®
  • 其它名称:296-13635-6

产品特性

  • Function and Pinout Compatible With FCT and F Logic
  • 25- Output Series Resistors to Reduce Transmission-Line Reflection Noise
  • Reduced VOH (Typically = 3.3 V) Version of Equivalent FCT Functions
  • Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
  • Ioff Supports Partial-Power-Down Mode Operation
  • Matched Rise and Fall Times
  • Fully Compatible With TTL Input and Output Logic Levels
  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)
  • 3-State Outputs
  • 12-mA Output Sink Current 15-mA Output Source Current
  • Edge-Triggered D-Type Inputs
  • 250-MHz Typical Switching Rate

产品概述

The CY74FCT2574T is a high-speed, low-power, octal D-type flip-flop featuring separate D-type inputs for each flip-flop. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2574T can replace the CY74FCT574T to reduce noise in an existing design. This device has 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable (OE\) inputs are common to all flip-flops. The CY74FCT2574T is identical to the CY74FCT2374T, except that on the CY74FCT2574T all outputs are on one side of the package and all inputs are on the other side. The flip-flops in the CY74FCT2574T store the state of their individual D inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When OE\ is low, the contents of the flip-flops are available at the outputs. When OE\ is high, the outputs are in the high-impedance state. The state of OE\ does not affect the state of the flip-flops. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

CY74FCT2574ATQCT 数据手册

数据手册 说明 数量 操作
CY74FCT2574ATQCT

8-Bit Registers

6 Pages页,57K 查看
CY74FCT2574ATQCT

IC D-TYPE POS TRG SNGL 20QSOP

16页,1.05M 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9