- 封装:24-TSSOP(0.173",4.40mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$0.7828
更新日期:2024-04-01
产品简介:CMOS 二路 4 位锁存器
查看详情- 封装:24-TSSOP(0.173",4.40mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$0.7828
CD4508BPW 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
TSSOP-24
2022+ -
12000
-
上海市
-
-
-
原装可开发票
CD4508BPW 中文资料属性参数
- 标准包装:60
- 类别:集成电路 (IC)
- 家庭:逻辑 - 锁销
- 系列:4000B
- 逻辑类型:D 型透明锁存器
- 电路:8:8
- 输出类型:标准
- 电源电压:3 V ~ 18 V
- 独立电路:2
- 延迟时间 - 传输:50ns
- 输出电流高,低:6.8mA,6.8mA
- 工作温度:-55°C ~ 125°C
- 安装类型:表面贴装
- 封装/外壳:24-TSSOP(0.173",4.40mm 宽)
- 供应商设备封装:24-TSSOP
- 包装:管件
产品特性
- Two independent 4-bit latches
- Individual master reset for each 4-bit latch
- 3-state outputs with high-impedance state for bus line applications
- Medium-speed operation: tPHL = tPLH = 70 ns (typ.) at VDD = 10 V and CL = 50 pF
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V 2 V at VDD = 10 V 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of B Series CMOS Devices"
- Applications: Buffer storage Holding registers Data storage and multiplexing
- Buffer storage
- Holding registers
- Data storage and multiplexing
产品概述
CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE control. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.The CD4508B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).The CD4508B is similar to industry type MC14508.
CD4508BPW 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
CMOS DUAL 4-BIT LATCH |
14 Pages页,524K | 查看 |
![]() |
CMOS DUAL 4-BIT LATCH |
14 Pages页,524K | 查看 |
![]() |
CMOS Dual 4-Bit Latch 24-TSSOP -55 to 125 |
17页,701K | 查看 |
![]() |
CMOS Dual 4-Bit Latch 24-TSSOP -55 to 125 |
17页,701K | 查看 |
CD4508BPW 相关产品
- 74ABT16373ADGGRE4
- 74ABT16373ADGGRG4
- 74ABT373AD,118
- 74ABT573CMTCX
- 74AC16373DLR
- 74AC373PC
- 74ACT11373DBR
- 74ACT11373DWR
- 74ACT16373DLR
- 74ACT16373DLRG4
- 74ACT16841DL
- 74ACT373SCX
- 74ACT841SCX
- 74AHCT573PW,118
- 74ALVC373BQ,115
- 74ALVCH16373DGGRG4
- 74F573SJX
- 74HC259D,652
- 74HC259D,653
- 74HC373D,652
- 74HC573D,652
- 74HC573PW,118
- 74HCT373PW,118
- 74HCT573D,652
- 74LV573PW,118
- 74LVC16373ADGG,118
- 74LVC16373ADGGRG4
- 74LVC16373ADGVRE4
- 74LVC1G373DBVRE4
- 74LVC1G373DCKRE4