您好,欢迎来到知芯网
  • 封装:20-CLCC
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:管件
  • 参考价格:$28.36043

更新日期:2024-04-01

产品简介:具有三态输出的八路 D 类透明锁存器

查看详情
  • 封装:20-CLCC
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:管件
  • 参考价格:$28.36043

83020012A 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

83020012A 中文资料属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 锁销
  • 系列:-
  • 逻辑类型:D 型透明锁存器
  • 电路:8:8
  • 输出类型:三态
  • 电源电压:4.5 V ~ 5.5 V
  • 独立电路:1
  • 延迟时间 - 传输:2ns
  • 输出电流高,低:2.6mA,24mA
  • 工作温度:-55°C ~ 125°C
  • 安装类型:表面贴装
  • 封装/外壳:20-CLCC
  • 供应商设备封装:20-LCCC(8.89x8.89)
  • 包装:管件

产品特性

  • Eight Latches in a Single Package
  • 3-State Bus-Driving True Outputs
  • Full Parallel Access for Loading
  • Buffered Control Inputs
  • pnp Inputs Reduce dc Loading on Data Lines

产品概述

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.OE\ does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

83020012A 数据手册

数据手册 说明 数量 操作
83020012A

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

10 Pages页,141K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9