您好,欢迎来到知芯网
  • RoHS:
    • 镉(Cd)/镉化合物 0.01%
    • 六价隔(Cr6+)/六价隔化合物 0.10%
    • 铅(Pb)/铅化合物 0.10%
    • 汞(Hg)/汞化合物 0.10%
    • 多溴联苯(PBB)0.10%
    • 多溴联苯醚(PBDE)0.10% - 含十溴二苯醚(Deca-BDE) 0.10%
    说明:Flip Flops Enh Prod Dual D-Type Pos Edge Trgrd

更新日期:2024-04-01

产品简介:具有清零和预置端的双通道正边沿触发式 D 型触发器(增强型产品)

查看详情
  • RoHS:
    • 镉(Cd)/镉化合物 0.01%
    • 六价隔(Cr6+)/六价隔化合物 0.10%
    • 铅(Pb)/铅化合物 0.10%
    • 汞(Hg)/汞化合物 0.10%
    • 多溴联苯(PBB)0.10%
    • 多溴联苯醚(PBDE)0.10% - 含十溴二苯醚(Deca-BDE) 0.10%
    说明:Flip Flops Enh Prod Dual D-Type Pos Edge Trgrd

V62/08613-01XE 中文资料属性参数

  • 制造商:Texas Instruments
  • 产品种类:触发器
  • 电路数量:2
  • 逻辑系列:HC
  • 逻辑类型:D-Type Flip-Flops
  • 极性:Inverting, Non-Inverting
  • 输入类型:Single-Ended
  • 输出类型:Differential
  • 传播延迟时间:175 ns
  • 高电平输出电流:- 5.2 mA
  • 低电平输出电流:5.2 mA
  • Supply Voltage - Max:6 V
  • 最大工作温度:+ 125 C
  • 安装风格:SMD/SMT
  • 封装 / 箱体:TSSOP-14
  • 封装:Reel
  • 最小工作温度:- 55 C
  • 输入线路数量:1
  • 输出线路数量:1
  • 工厂包装数量:2000
  • Supply Voltage - Min:2 V

产品特性

  • Controlled BaselineOne Assembly SiteOne Test SiteOne Fabrication Site
  • One Assembly Site
  • One Test Site
  • One Fabrication Site
  • Extended Temperature Performance of -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Wide Operating Voltage Range of 2 V to 6 V
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption, 80 µA Max ICC
  • Typical tpd = 15 ns
  • ±4 mA Output Drive at 5 V
  • Low Input Current of 1 mA Max

产品概述

The SN74HC74 device contains two independent D-type positive edge triggered flip flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold time interval, data at the D input can be changed without affecting the levels at the outputs.

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9