您好,欢迎来到知芯网
  • 参考价格:¥24.84-¥28.08

更新日期:2024-04-01

产品简介:具有三态输出的 16 位总线收发器(增强型产品)

查看详情
  • 参考价格:¥24.84-¥28.08

V62/04763-02XE 中文资料属性参数

  • 制造商:Texas Instruments
  • 产品种类:总线收发器
  • 逻辑类型:Standard Transceiver
  • 逻辑系列:ALVC
  • 每芯片的通道数量:16
  • 输入电平:LVTTL
  • 输出电平:LVTTL
  • 输出类型:3-State
  • 高电平输出电流:- 24 mA
  • 低电平输出电流:24 mA
  • 传播延迟时间:3 ns
  • Supply Voltage - Max:3.6 V
  • Supply Voltage - Min:1.65 V
  • 最大工作温度:+ 125 C
  • 封装 / 箱体:SSOP-48
  • 封装:Reel
  • 功能:Bus Transceiver
  • 最小工作温度:- 55 C
  • 安装风格:SMD/SMT
  • 电路数量:2
  • 极性:Non-Inverting
  • 工厂包装数量:1000

产品特性

  • Controlled BaselineOne Assembly/Test Site, One Fabrication Site
  • One Assembly/Test Site, One Fabrication Site
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Member of the Texas Instruments Widebus™ Family
  • Operates From 1.65 V to 3.6 V
  • Max tpd of 3 ns at 3.3 V
  • ±24-mA Output Drive at 3.3 V
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 222000-V Human-Body Model (A114-A)200-V Machine Model (A115-A)
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)

产品概述

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V VCC operation.The SN74ALVCH16245-EP is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9