TMS320VC5410APGE16

标准包装：60
类别：集成电路 (IC)
家庭：嵌入式 - DSP（数字式信号处理器）
系列：TMS320C54x
类型：定点
接口：主机接口，McBSP
时钟速率：160MHz
非易失内存：ROM（32 kB）
芯片上RAM：128kB
电压 - 输入/输出：3.30V
电压 - 核心：1.60V
工作温度：-40°C ~ 100°C
安装类型：表面贴装
封装/外壳：144-LQFP
供应商设备封装：144-LQFP（20x20）
包装：托盘
配用：296-31413-ND - XDS560 CLASS HIGH SPEED EMULATOR296-23043-ND - BLACKHAWK XDS560 USB EMULATOR296-15829-ND - DSP STARTER KIT FOR TMS320C5416
其它名称：296-12080

产品特性

Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
17- × 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
Data Bus With a Bus Holder Feature
Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
64K x 16-Bit On-Chip RAM Composed of: Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
16K × 16-Bit On-Chip ROM Configured for Program Memory
Enhanced External Parallel Interface (XIO2)
Single-Instruction-Repeat and Block-Repeat Operations for Program Code
Block-Memory-Move Instructions for Better Program and Data Management
Instructions With a 32-Bit Long Word Operand
Instructions With Two- or Three-Operand Reads
Arithmetic Instructions With Parallel Store and Parallel Load
Conditional Store Instructions
Fast Return From Interrupt
On-Chip Peripherals Software-Programmable Wait-State Generator and Programmable Bank-Switching On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source (1) One 16-Bit Timer Six-Channel Direct Memory Access (DMA) Controller Three Multichannel Buffered Serial Ports (McBSPs) 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
Software-Programmable Wait-State Generator and Programmable Bank-Switching
On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source (1)
One 16-Bit Timer
Six-Channel Direct Memory Access (DMA) Controller
Three Multichannel Buffered Serial Ports (McBSPs)
8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
CLKOUT Off Control to Disable CLKOUT
On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (2) (JTAG) Boundary Scan Logic
144-Pin Ball Grid Array (BGA) (GGU Suffix)
144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
6.25-ns Single-Cycle Fixed-Point Instruction Execution Time (160 MIPS)
8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
3.3-V I/O Supply Voltage (160 and 120 MIPS)
1.6-V Core Supply Voltage (160 MIPS)
1.5-V Core Supply Voltage (120 MIPS)

产品概述

The TMS320VC5410A fixed-point, digital signal processor (DSP) (hereafter referred to as the 5410A unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5410A also includes the control mechanisms to manage interrupts, repeated operations, and function calls.

查看全部

TMS320VC5410APGE16 数据手册

数据手册	说明	数量	操作
TMS320VC5410APGE16	Fixed-Point Digital Signal Processor	100 Pages页,914K	查看

TMS320VC5410APGE16 电路图

TMS320VC5410APGE16 相关产品

IC 索引： A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9