您好,欢迎来到知芯网
  • 封装:48-TQFP 裸露焊盘
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:托盘
  • 参考价格:$6.105-$8.25

更新日期:2024-04-01

产品简介:三通道 10 位 240MSPS 视频 DAC,具有兼容三电平同步和视频 (ITU-R.BT601) 的满量程范围

查看详情
  • 封装:48-TQFP 裸露焊盘
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:托盘
  • 参考价格:$6.105-$8.25

THS8135PHPG4 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

THS8135PHPG4 中文资料属性参数

  • 产品培训模块:Data Converter Basics
  • 标准包装:250
  • 类别:集成电路 (IC)
  • 家庭:数据采集 - 数模转换器
  • 系列:-
  • 设置时间:15ns
  • 位数:10
  • 数据接口:并联
  • 转换器数目:3
  • 电压电源:模拟和数字
  • 功率耗散(最大):405mW
  • 工作温度:0°C ~ 70°C
  • 安装类型:表面贴装
  • 封装/外壳:48-TQFP 裸露焊盘
  • 供应商设备封装:48-HTQFP(7x7)
  • 包装:托盘
  • 输出数目和类型:3 电流,单极
  • 采样率(每秒):240M

产品特性

  • Triple 10-Bit D/A Converters
  • 240-MSPS Operation
  • YPbPr/RGB Configurable Blanking Levels, Correctly Positioned for Either Full (0-1023) or Video (ITU-R.BT601) Compliant Input Code Ranges
  • Generic Triple DAC Mode for Non-Video Applications
  • Direct Drive of Double-Terminated 75-Ω Load Into Standard Video Levels
  • 3x10 Bit 4:4:4, 2x10 Bit 4:2:2 or 1x10 Bit 4:2:2 (ITU-R.BT656) Multiplexed YCbCr/GBR Input Data Formats
  • Bi-Level (EIA) or Tri-Level (SMPTE) Sync Generation
  • Integrated Sync-On-Green/Luminance or Sync-On-All Composite Sync Insertion
  • Internal Voltage Reference
  • Low-Power Operation From 3.3-V Analog and 1.8-V Digital Suply Levels

产品概述

The THS8135 is a general-purpose triple high-speed D/A converter optimized for use in video/graphics applications. The device operates from 3.3-V analog and 1.8-V digital supplies. The THS8135 performance is assured at a sampling rate up to 240 MSPS. The THS8135 consists of three 10-bit D/A converters and additional circuitry for bi-level/tri-level sync and blanking level generation. By providing a dc offset for the lowest video amplitude output in video DAC mode, the device can insert a (negative) bi-level or (negative/positive) tri-level sync on either only the green/luminance (sync-on-green/sync-on-Y) channel or on all channels for video applications. A generic DAC mode avoids this dc offset, making this device suitable for non-video applications as well.The THS8135 is a footprint-compatible functional upgrade to the THS8133. In addition, the THS8135 allows a higher update rate for oversampled video digitizing for all PC graphics formats up to UXGA (1600x1200) resolution at 85 Hz and all practical digital TV formats including HDTV. The support for oversampling significantly reduces the complexity of the analog reconstruction filter required behind the DAC.Standard video levels can be generated for the full 10-bit input code range. Alternatively, the same levels can be reached from a reduced input code range compliant to the video sampling standard ITU-R.BT-601. In that case, the full-scale range of the DAC is dependent on the RGB or YCbCr color space configuration of the device. When configured for RGB operation, full video output swing is reached for input codes 64-940 on all channels. When configured for YCbCr operation, code range 64-940 on Y and code range 64-960 on Cb and Cr channels generate full output swing using internal amplitude scaling on these color components. The device provides headroom to accommodate under-/over-shoot outside the ITU-R.BT601 range to allow the generation of ITU-R.BT601 illegal colors or super-black / super-white levels.A digital control input for insertion of a reference (blanking) level on the analog outputs is included. The amplitude of the blanking level is configurable for either RGB or YPbPr component outputs and for full or reduced input code ranges. The inserted sync output amplitude(s) always has the required 7:3 ratio to the full-scale video amplitude.The current-steering DACs can be directly terminated in resistive loads to produce voltage outputs. The device provides a flexible configuration of maximum output current drive. The devices output drivers have been specifically designed to produce standard video output levels when directly connected to a single-ended double-terminated 75-Ω coaxial cable.The input data format can be either 3x10 bit 4:4:4, 2x10 bit 4:2:2, or 1x10 bit 4:2:2. This enables a direct interface to a wide range of video DSP/ASICs including parts generating ITU-R.BT656 formatted output data. However, the THS8135 needs specific input synchronization signals to properly insert a composite sync onto its outputs as it does not extract embedded SAV/EAV synchronization codes from the ITU-R.BT656 input. Along with other extra functionality, this feature is available on a derivative device (THS8200).

THS8135PHPG4 数据手册

数据手册 说明 数量 操作
THS8135PHPG4

TRIPLE 10-BIT, 240 MSPS VIDEO DAC WITH TRI-LEVEL SYNC AND VIDEO (ITU-R.BT601) COMPLIANT FULL SCALE RANGE

23 Pages页,343K 查看

THS8135PHPG4 电路图

THS8135PHPG4 电路图

THS8135PHPG4 电路图

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9