更新日期:2024-04-01 00:04:00
产品简介:具有总线保持、TTL 兼容型 CMOS 输入和三态输出的军用 16 通道、2.7V 至 3.6V 缓冲器
查看详情SNJ54LVTH162244WD 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
Texas Instruments
-
CFP48
21+ -
8
-
上海市
-
-
-
一级代理原装
-
TI
-
CSOP
21+ -
588
-
上海市
-
-
-
原装现货,品质为先,请来电垂询!
-
TI
-
SOP
- -
25
-
台州
-
-
-
绝对自己现货,深圳交易
SNJ54LVTH162244WD 中文资料属性参数
- 现有数量:0现货8,091Factory
- 价格:在售
- 系列:*
- 包装:管件
- 产品状态:在售
- 逻辑类型:-
- 元件数:-
- 每个元件位数:-
- 输入类型:-
- 输出类型:-
- 电流 - 输出高、低:-
- 电压 - 供电:-
- 工作温度:-
- 安装类型:-
- 封装/外壳:-
- 供应商器件封装:-
产品特性
- Members of the Texas Instruments Widebus Family
- Output Ports Have Equivalent 22- Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed VCC and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 222000-V Human-Body Model (A114-A)200-V Machine Model (A115-A)
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
产品概述
The 'LVTH162244 devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- series resistors to reduce overshoot and undershoot.Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.
SNJ54LVTH162244WD 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
7 Pages页,480K | 查看 |
SNJ54LVTH162244WD 相关产品
- 1P1G125QDRYRQ1
- 1P1G126QDRYRQ1
- 1P2GU04QDRYRQ1
- 2N7001TDCKR
- 2N7001TDPWR
- 54FCT245TDB
- 5962-8762401CA
- 5962-8766301MRA
- 5962-8768001EA
- 7202LA50JG
- 7203L20TDB
- 7204L35J
- 72805LB15PF
- 7280L20PA
- 72V201L15PFGI
- 72V211L10PFG
- 72V245L10PFG
- 72V3640L10PF
- 72V3660L7-5PFI
- 72V70210DAG
- 72V70840DAG
- 72V73273BBG
- 74AHC05S14-13
- 74AHC05T14-13
- 74AHC1G126MDCKTEP
- 74AHC32S14-13
- 74AHC594S16-13
- 74AHC594T16-13
- 74AHCT08PW-Q100J
- 74AHCT125S14-13