您好,欢迎来到知芯网
  • 封装:7-LSSOP(0.11"?,2.80mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.527-$1.23

更新日期:2024-04-01 00:04:00

产品简介:增强型产品 2 通道、2 输入、1.65V 至 5.5V 与非门

查看详情
  • 封装:7-LSSOP(0.11"?,2.80mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.527-$1.23

SN74LVC2G00WDCTREP 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74LVC2G00WDCTREP 中文资料属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 栅极和逆变器
  • 系列:74LVC
  • 逻辑类型:与非门
  • 电路数:2
  • 输入数:2
  • 特点:-
  • 电源电压:1.65 V ~ 5.5 V
  • 电流 - 静态(最大值):10µA
  • 输出电流高,低:32mA,32mA
  • 逻辑电平 - 低:0.7 V ~ 0.8 V
  • 逻辑电平 - 高:1.7 V ~ 2 V
  • 额定电压和最大 CL 时的最大传播延迟:4.3ns @ 5V,50pF
  • 工作温度:-55°C ~ 115°C
  • 安装类型:表面贴装
  • 供应商设备封装:SM8
  • 封装/外壳:7-LSSOP(0.11"?,2.80mm 宽)
  • 包装:®
  • 其它名称:296-19507-6

产品特性

  • Controlled Baseline One Assembly/Test Site, One Fabrication Site
  • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of -55°C to 115°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 5.3 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 1000-V Charged-Device Model (C101)
  • 2000-V Human-Body Model (A114-A)
  • 1000-V Charged-Device Model (C101)

产品概述

This dual 2-input positive-NAND gate is designed for 1.65-V to 5.5-V VCC operation.The SN74LVC2G00W-EP performs the Boolean function Y = A • B or Y = A + B in positive logic.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SN74LVC2G00WDCTREP 数据手册

数据手册 说明 数量 操作
SN74LVC2G00WDCTREP

NAND Gate IC 2 Channel SM8

9页,121K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9