您好,欢迎来到知芯网

更新日期:2024-04-01 00:04:00

产品简介:具有三态输出的单路 0.8V 至 3.6V 低功耗反相器

查看详情

SN74AUP1G240DPWR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74AUP1G240DPWR 中文资料属性参数

  • 现有数量:2,575现货
  • 价格:1 : ¥4.05000剪切带(CT)3,000 : ¥1.25688卷带(TR)
  • 系列:74AUP
  • 包装:卷带(TR)剪切带(CT)? 得捷定制卷带
  • 产品状态:在售
  • 逻辑类型:缓冲器,反向
  • 元件数:1
  • 每个元件位数:1
  • 输入类型:-
  • 输出类型:三态
  • 电流 - 输出高、低:4mA,4mA
  • 电压 - 供电:0.8V ~ 3.6V
  • 工作温度:-40°C ~ 85°C(TA)
  • 安装类型:表面贴装型
  • 封装/外壳:4-XFDFN 裸露焊盘
  • 供应商器件封装:5-X2SON(0.8x0.8)

产品特性

  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22 2000-V Human-Body Model (A114-B, Class II) 1000-V Charged-Device Model (C101)
  • 2000-V Human-Body Model (A114-B, Class II)
  • 1000-V Charged-Device Model (C101)
  • Available in the Texas Instruments NanoStar™ Package
  • Low Static-Power Consumption ICC = 0.9 µA Maximum
  • ICC = 0.9 µA Maximum
  • Low Dynamic-Power Consumption Cpd = 4.2 pF at 3.3 V Typical
  • Cpd = 4.2 pF at 3.3 V Typical
  • Low Input Capacitance CI = 1.5 pF Typical
  • CI = 1.5 pF Typical
  • Low Noise – Overshoot and Undershoot <10% of VCC
  • Input-Disable Feature Allows Floating Input Conditions
  • Ioff Supports Partial Power-Down-Mode Operation
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 4.7 ns Maximum at 3.3 V
  • Suitable for Point-to-Point Applications

产品概述

The AUP family is TI’s premier solution to the industry’s low power needs in battery-powered portable applications. This family assures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see AUP – The Lowest-Power Family ).This buffer/driver is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high. This device has the input-disable feature, which allows floating input signals.To assure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

SN74AUP1G240DPWR 电路图

SN74AUP1G240DPWR 电路图

SN74AUP1G240DPWR 电路图

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9