您好,欢迎来到知芯网
  • 封装:16-SOIC(0.154",3.90mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.5115-$1.19

更新日期:2024-04-01

产品简介:增强型产品双路可重触发单稳态多谐振荡器

查看详情
  • 封装:16-SOIC(0.154",3.90mm 宽)
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:Digi-Reel®
  • 参考价格:$0.5115-$1.19

SN74AHC123AMDREP 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

SN74AHC123AMDREP 中文资料属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 多频振荡器
  • 系列:74AHC
  • 逻辑类型:单稳态
  • 独立电路:2
  • 施密特触发器输入:
  • 传输延迟:7.5ns
  • 输出电流高,低:8mA,8mA
  • 电源电压:2 V ~ 5.5 V
  • 工作温度:-55°C ~ 125°C
  • 安装类型:表面贴装
  • 封装/外壳:16-SOIC(0.154",3.90mm 宽)
  • 供应商设备封装:16-SOIC N
  • 包装:®
  • 其它名称:296-22265-6

产品特性

  • Controlled BaselineOne Assembly SiteOne Test SiteOne Fabrication Site
  • One Assembly Site
  • One Test Site
  • One Fabrication Site
  • Extended Temperature Performance of -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Operating Range 2-V to 5.5-V VCC
  • Schmitt-Trigger Circuitry On A, B, and CLR Inputs for Slow Input Transition Rates
  • Edge Triggered From Active-High or Active-Low Gated Logic Inputs
  • Retriggerable for Long Output Pulses
  • Overriding Clear Terminates Output Pulse
  • Glitch-Free Power-Up Reset On Outputs
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 222000-V Human-Body Model (A114-A)200-V Machine Model (A115-A)1000-V Charged-Device Model (C101)
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)

产品概述

The SN74AHC123A device is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V VCC operation.This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and VCC. The output pulse duration can be reduced by taking CLR low.Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. CLR can be used to override A or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.The variance in output pulse duration from device to device is less than ±0.5% (typ) for given external timing components.During power up, Q outputs are in the low state and Q outputs are in the high state. The outputs are glitch free, without applying a reset pulse.For additional application information on multivibrators, see the application report Designing With the SN74AHC123A and SN74AHCT123A, literature number SCLA014.

SN74AHC123AMDREP 数据手册

数据手册 说明 数量 操作
SN74AHC123AMDREP

Monostable Multivibrator 7.5ns 16-SOIC

18页,429K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9