- 封装:20-SOIC(0.295",7.50mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:Digi-Reel®
- 参考价格:$0.363-$0.91
更新日期:2024-04-01 00:04:00
产品简介:具有 TTL 兼容型 CMOS 输入和三态输出的 8 通道 4.5V 至 5.5V 反相器
查看详情- 封装:20-SOIC(0.295",7.50mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:Digi-Reel®
- 参考价格:$0.363-$0.91
SN74ABT240ADWR 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI
-
-
21+ -
3341
-
上海市
-
-
-
原装现货,品质为先!请来电垂询!
SN74ABT240ADWR 中文资料属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:逻辑 - 栅极和逆变器
- 系列:74ABT
- 逻辑类型:逆变器,缓冲器
- 电路数:2
- 输入数:4
- 特点:三态
- 电源电压:4.5 V ~ 5.5 V
- 电流 - 静态(最大值):30mA
- 输出电流高,低:32mA,64mA
- 逻辑电平 - 低:0.8V
- 逻辑电平 - 高:2V
- 额定电压和最大 CL 时的最大传播延迟:4.6ns @ 5V,50pF
- 工作温度:-40°C ~ 85°C
- 安装类型:表面贴装
- 供应商设备封装:20-SOIC
- 封装/外壳:20-SOIC(0.295",7.50mm 宽)
- 包装:®
- 其它名称:296-14662-6
产品特性
- Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25°C
- High-Drive Outputs (32-mA IOH, 64-mA IOL)
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A)
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
产品概述
These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the SN54ABT241, SN74ABT241A, SN54ABT244, and SN74ABT244A, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE)\ inputs, and complementary OE and OE\ inputs.The SN54ABT240 and SN74ABT240A are organized as two 4-bit buffers/line drivers with separate OE\ inputs. When OE\ is low, the devices pass inverted data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
SN74ABT240ADWR 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85 |
18页,709K | 查看 |
![]() |
Buffer, Inverting 2 Element 4 Bit per Element Push-Pull Output 20-SOIC |
22页,1.33M | 查看 |
SN74ABT240ADWR 相关产品
- 1A1G04QDBVRG4Q1
- 1P1G08MDBVREPG4
- 1P1G14MDBVREPG4
- 74ABT240CSCX
- 74ABT240DB,118
- 74AC00SJX
- 74AC04SJX
- 74AC11000DR
- 74AC11000N
- 74AC11004DWR
- 74AC11004N
- 74AC11008D
- 74AC11008N
- 74AC11008PWR
- 74AC11032D
- 74AC11032DBR
- 74AC11032N
- 74AC11032NSR
- 74AC11086D
- 74AC11086N
- 74AC11240DBR
- 74AC11240DW
- 74AC11240PW
- 74AC11SJX
- 74AC14SJ
- 74AC20PC
- 74AC240MTCX
- 74AC240MTR
- 74AC240SC
- 74AC32SJ