您好,欢迎来到知芯网

更新日期:2024-04-01

JM38510/34101BDA

触发器

产品简介:具有清零和预设功能的双通道上升沿触发 D 类触发器

查看详情

JM38510/34101BDA 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

JM38510/34101BDA 中文资料属性参数

  • 现有数量:0现货1,505Factory
  • 价格:在售
  • 系列:*
  • 包装:管件
  • 产品状态:在售
  • 功能:-
  • 类型:-
  • 输出类型:-
  • 元件数:-
  • 每个元件位数:-
  • 时钟频率:-
  • 不同 V、最大 CL 时最大传播延迟:-
  • 触发器类型:-
  • 电流 - 输出高、低:-
  • 电压 - 供电:-
  • 电流 - 静态 (Iq):-
  • 输入电容:-
  • 工作温度:-
  • 安装类型:-
  • 供应商器件封装:-
  • 封装/外壳:-

产品特性

  • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

产品概述

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. When and are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.The SN54F74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F74 is characterized for operation from 0°C to 70°C.  The output levels are not guaranteed to meet the minimum levels for VOH. Furthermore, this configuration is nonstable; that is, it will not persist when or returns to its inactive (high) level.

JM38510/34101BDA 数据手册

数据手册 说明 数量 操作
JM38510/34101BDA

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

6 Pages页,101K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9