- 参考价格:¥128.96
更新日期:2024-04-01 00:04:00

DS90CR486VSX 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
TQFP-100(14x14)
2022+ -
12000
-
上海市
-
-
-
原装可开发票
DS90CR486VSX 中文资料属性参数
- 制造商:National Semiconductor (TI)
- 激励器数量:48
- 接收机数量:8
- 数据速率:6384 Mbps
- 工作电源电压:3.3 V
- 最大功率耗散:2900 mW
- 最大工作温度:+ 70 C
- 封装 / 箱体:TQFP-100
- 封装:Reel
- 最小工作温度:- 10 C
- 安装风格:SMD/SMT
- Supply Voltage - Max:3.46 V
- Supply Voltage - Min:3.14 V
- 类型:LVCMOS, LVTTL
产品特性
- Up to 6.384 Gbps Throughput
- 66MHz to 133MHz Input Clock Support
- Reduces Cable and Connector Size and Cost
- Cable Deskew Function
- DC Balance Reduces ISI Distortion
- For Point-to-Point Backplane or Cable Applications
- Low Power, 890 mW Typ at 133MHz
- Flow through Pinout for Easy PCB Design
- +3.3V Supply Voltage
- 100-pin TQFP Package
- Conforms to TIA/EIA-644-A-2001 LVDS Standard
产品概述
The DS90CR486 receiver converts eight Low Voltage Differential Signaling (LVDS) data
streams back into 48 bits of LVCMOS/LVTTL data. Using a 133MHz clock, the data throughput is
6.384Gbit/s (798Mbytes/s).The multiplexing of data lines provides a substantial cable reduction. Long distance
parallel single-ended buses typically require a ground wire per active signal (and have very
limited noise rejection capability). Thus, for a 48-bit wide data and one clock, up to 98
conductors are required. With this Channel Link chipset as few as 19 conductors (8 data pairs, 1
clock pair and a minimum of one ground) are needed. This provides an 80% reduction in interconnect
width, which provides a system cost savings, reduces connector physical size and cost, and reduces
shielding requirements due to the cables' smaller form factor.The DS90CR486 deserializer is improved over prior generations of Channel Link devices and
offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase
bandwidth, the maximum clock rate is increased to 133 MHz and 8 serialized LVDS outputs are
provided. Cable drive is enhanced with a user selectable pre-emphasis (on DS90CR485) feature that
provides additional output current during transitions to counteract cable loading effects. Optional
DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference).
With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of
the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew.
These three enhancements allow long cables to be driven.The DS90CR486 is intended to be used with the DS90CR485 Channel Link Serializer. It is
also backward compatible with serializers DS90CR481 and DS90CR483. The DS90CR486 is footprint
compatible with the DS90CR484. The chipset is an ideal solution to solve EMI and interconnect size problems for
high-throughput point-to-point applications.For more details, please refer to the section of this datasheet.
DS90CR486VSX 电路图

DS90CR486VSX 电路图
DS90CR486VSX 相关产品
- 100301QC
- 100304QC
- 100310QC
- 100311QC
- 100313QC
- 100316QC
- 100322QC
- 100329APC
- 100329DC
- 100336DC
- 100336PC
- 100341QC
- 100351DC
- 100351PC
- 100363QC
- 100364QC
- 100370QC
- 100390QC
- 100398QI
- 11AA010T-I/TT
- 11AA160T-I/TT
- 11LC010T-I/TT
- 11LC020T-I/TT
- 11LC040T-E/TT
- 11LC160T-E/TT
- 1ED020I12-F
- 2304NZGI-1LF
- 23A640-I/SN
- 23K256-I/SN
- 23K256-I/ST