您好，欢迎来到知芯网
搜索
热门搜索：
发布采购

DM3730CBCA

Texas Instruments 嵌入式 - DSP（数字式信号处理器）
  • 封装：515-VFBGA，FCBGA
  • RoHS：无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式：托盘
  • 参考价格：$43.97252

更新日期：2024-04-01

DM3730CBCA

Texas Instruments 嵌入式 - DSP（数字式信号处理器）

产品简介：数字媒体处理器

查看详情
  • 封装：515-VFBGA，FCBGA
  • RoHS：无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式：托盘
  • 参考价格：$43.97252

DM3730CBCA 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

DM3730CBCA 中文资料属性参数

  • 标准包装：119
  • 类别：集成电路 (IC)
  • 家庭：嵌入式 - DSP（数字式信号处理器）
  • 系列：TMS320DM37x, DaVinci™
  • 类型：数字媒体片内系统（DMSoC）
  • 接口：1 线，EBI/EMI，I²C，McBSP，McSPI，MMC/SD，UART，USB，USB OTG
  • 时钟速率：800MHz
  • 非易失内存：ROM（32 kB）
  • 芯片上RAM：384kB
  • 电压 - 输入/输出：1.80V
  • 电压 - 核心：1.10V
  • 工作温度：-40°C ~ 105°C
  • 安装类型：表面贴装
  • 封装/外壳：515-VFBGA，FCBGA
  • 供应商设备封装：515-POP-FCBGA（14x14）
  • 包装：托盘

产品特性

  • DM3730, DM3725 Digital Media Processors: Compatible with OMAP™ 3 Architecture ARM® microprocessor (MPU) Subsystem Up to 1-GHz ARM® Cortex™-A8 Core, Also supports 300, 600, and 800-MHz NEON SIMD Coprocessor High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem Up to 800-MHz TMS320C64x+™ DSP Core Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels) Video Hardware Accelerators POWER SGX™ Graphics Accelerator (DM3730 only) Tile Based Acrchitecture Delivering up to 20 MPoly/sec Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0 Fine Grained Task Switching, Load Balancing, and Power Management Programmable High Quality Image Anti-Aliasing Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core Eight Highly Independent Functional Units Six ALUs (32-/40-Bit); Each Supports Single 32- bit, Dual 16-bit, or Quad 8-bit, Arithmetic per Clock Cycle Two Multipliers Support Four 16 × 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 × 8-bit Multiplies (16-Bit Results) per Clock Cycle Load-Store Architecture With Non-Aligned Support 64 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size All Instructions Conditional Additional C64x+™ Enhancements Protected Mode Operation Expectations Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Operation C64x+TM L1/L2 Memory Architecture
  • Compatible with OMAP™ 3 Architecture
  • ARM® microprocessor (MPU) Subsystem Up to 1-GHz ARM® Cortex™-A8 Core, Also supports 300, 600, and 800-MHz NEON SIMD Coprocessor
  • Up to 1-GHz ARM® Cortex™-A8 Core, Also supports 300, 600, and 800-MHz
  • NEON SIMD Coprocessor
  • High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem Up to 800-MHz TMS320C64x+™ DSP Core Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels) Video Hardware Accelerators
  • Up to 800-MHz TMS320C64x+™ DSP Core
  • Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
  • Video Hardware Accelerators
  • POWER SGX™ Graphics Accelerator (DM3730 only) Tile Based Acrchitecture Delivering up to 20 MPoly/sec Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0 Fine Grained Task Switching, Load Balancing, and Power Management Programmable High Quality Image Anti-Aliasing
  • Tile Based Acrchitecture Delivering up to 20 MPoly/sec
  • Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
  • Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
  • Fine Grained Task Switching, Load Balancing, and Power Management
  • Programmable High Quality Image Anti-Aliasing
  • Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core Eight Highly Independent Functional Units Six ALUs (32-/40-Bit); Each Supports Single 32- bit, Dual 16-bit, or Quad 8-bit, Arithmetic per Clock Cycle Two Multipliers Support Four 16 × 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 × 8-bit Multiplies (16-Bit Results) per Clock Cycle Load-Store Architecture With Non-Aligned Support 64 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size All Instructions Conditional Additional C64x+™ Enhancements Protected Mode Operation Expectations Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Operation
  • Eight Highly Independent Functional Units
  • Six ALUs (32-/40-Bit); Each Supports Single 32- bit, Dual 16-bit, or Quad 8-bit, Arithmetic per Clock Cycle
  • Two Multipliers Support Four 16 × 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 × 8-bit Multiplies (16-Bit Results) per Clock Cycle
  • Load-Store Architecture With Non-Aligned Support
  • 64 32-Bit General-Purpose Registers
  • Instruction Packing Reduces Code Size
  • All Instructions Conditional
  • Additional C64x+™ Enhancements Protected Mode Operation Expectations Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Operation
  • Protected Mode Operation
  • Expectations Support for Error Detection and Program Redirection
  • Hardware Support for Modulo Loop Operation
  • C64x+TM L1/L2 Memory Architecture

产品概述

The DM37x generation of high-performance, applications processors are based on the enhanced device architecture and are integrated on TI's advanced 45-nm process technology. This architecture is designed to provide best in class ARM and Graphics performance while delivering low power consumption. This balance of performance and power allow the device to support the following example applications:The device can support numerous HLOS and RTOS solutions including Linux and Windows Embedded CE which are available directly from TI. Additionally, the device is fully backward compatible with previous Cortex™-A8 processors and OMAP™ processors.This DM3730/25 Digital Media Processor data manual presents the electrical and mechanical specifications for the DM3730/25 Applications Processor. The information contained in this data manual applies to both the commercial and extended temperature versions of the DM3730/25 Digital Media Processor unless otherwise indicated. It consists of the following sections:
查看全部

DM3730CBCA 电路图

DM3730CBCA 电路图

DM3730CBCA 电路图

DM3730CBCA 相关产品

IC 索引： A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9