- 封装:16-TSSOP(0.173",4.40mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$12.23778-$8.93028
更新日期:2024-04-01
产品简介:14 位双通道串行接口乘法数模转换器
查看详情- 封装:16-TSSOP(0.173",4.40mm 宽)
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:管件
- 参考价格:$12.23778-$8.93028
DAC8802IPWG4 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
TSSOP-16
2022+ -
12000
-
上海市
-
-
-
原装可开发票
DAC8802IPWG4 中文资料属性参数
- 产品培训模块:Data Converter Basics
- 标准包装:90
- 类别:集成电路 (IC)
- 家庭:数据采集 - 数模转换器
- 系列:-
- 设置时间:300ns
- 位数:14
- 数据接口:串行,SPI?
- 转换器数目:2
- 电压电源:单电源
- 功率耗散(最大):27.5µW
- 工作温度:-40°C ~ 85°C
- 安装类型:表面贴装
- 封装/外壳:16-TSSOP(0.173",4.40mm 宽)
- 供应商设备封装:16-TSSOP
- 包装:管件
- 输出数目和类型:4 电流,单极;4 电流,双极
- 采样率(每秒):-
产品特性
- Relative Accuracy: 1 LSB Max
- Differential Nonlinearity: 1 LSB Max
- 2-mA Full-Scale Current ±20%, with VREF = ±10 V
- 0.5 µs Settling Time
- Midscale or Zero-Scale Reset
- Separate 4Q Multiplying Reference Inputs
- Reference Bandwidth: 10 MHz
- Reference Dynamics: -105 dB THD
- SPI-Compatible 3-Wire Interface: 50 MHz
- Double Buffered Registers to Enable Simultaneous Multichannel Update
- Internal Power-On Reset
- Industry-Standard Pin Configuration
- APPLICATIONS Automatic Test EquipmentInstrumentationDigitally Controlled Calibration
- Automatic Test Equipment
- Instrumentation
- Digitally Controlled Calibration
产品概述
The DAC8802 is a dual, 14-bit, current-output digital-to-analog
converter (DAC) designed to operate from a single 2.7 V to 5.5 V supply.The applied external reference input voltage VREF determines the full-scale output current. An internal feedback resistor (RFB) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.A doubled-buffered, serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn-on. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1. The DAC8802 is available in an TSSOP-16 package.
DAC8802IPWG4 电路图

DAC8802IPWG4 电路图
DAC8802IPWG4 相关产品
- AD1833AASTZ
- AD1851RZ-J
- AD1851RZ-REEL7
- AD1852JRSZRL
- AD1856RZ
- AD1859JRZ-RL
- AD1866RZ-REEL
- AD1933WBSTZ
- AD1934WBSTZ
- AD1953YSTZ
- AD1954YSTZ
- AD1954YSTZRL
- AD1955ARSZ
- AD1955ARSZRL
- AD420AR-32-REEL
- AD420ARZ-32
- AD420ARZ-32-REEL
- AD421BR
- AD421BRZ
- AD421BRZRL
- AD421BRZRL7
- AD5024BRUZ
- AD5024BRUZ-REEL7
- AD5025BRUZ
- AD5040BRJZ-REEL7
- AD5044BRUZ
- AD5060ARJZ-2REEL7
- AD5060BRJZ-1500RL7
- AD5060BRJZ-1REEL7
- AD5060BRJZ-2500RL7