您好,欢迎来到知芯网
  • 封装:196-LFBGA
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:带卷 (TR)
  • 参考价格:$73.2

更新日期:2024-04-01

产品简介:四通道 16 位 1.25GSPS 1x-16x 内插数模转换器 (DAC)

查看详情
  • 封装:196-LFBGA
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:带卷 (TR)
  • 参考价格:$73.2

DAC34H84IZAYR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

DAC34H84IZAYR 中文资料属性参数

  • 标准包装:1,000
  • 类别:集成电路 (IC)
  • 家庭:数据采集 - 数模转换器
  • 系列:-
  • 设置时间:10ns
  • 位数:16
  • 数据接口:LVDS,串行
  • 转换器数目:4
  • 电压电源:模拟和数字
  • 功率耗散(最大):1.75W
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:196-LFBGA
  • 供应商设备封装:196-NFBGA(12x12)
  • 包装:带卷 (TR)
  • 输出数目和类型:4 电流,单极
  • 采样率(每秒):*

产品特性

  • Very Low Power: 1.4 W at 1.25 GSPS
  • Multi-DAC Synchronization
  • Selectable 2x, 4x, 8x, 16x Interpolation Filter Stop-Band Attenuation > 90 dBc
  • Stop-Band Attenuation > 90 dBc
  • Flexible On-chip Complex Mixing Two Independent Fine Mixers with 32-bit NCOs Power Saving Coarse Mixers: ± n×Fs/8
  • Two Independent Fine Mixers with 32-bit NCOs
  • Power Saving Coarse Mixers: ± n×Fs/8
  • High Performance, Low Jitter Clock Multiplying PLL
  • Digital I and Q Correction Gain, Phase, Offset, and Group Delay Correction
  • Gain, Phase, Offset, and Group Delay Correction
  • Digital Inverse Sinc Filters
  • 32-Bit DDR Flexible LVDS Input Data Bus 8 Sample Input FIFO Supports Data Rates up to 625 MSPS Data Pattern Checker Parity Check
  • 8 Sample Input FIFO
  • Supports Data Rates up to 625 MSPS
  • Data Pattern Checker
  • Parity Check
  • Temperature Sensor
  • Differential Scalable Output: 10mA to 30mA
  • 196-Ball, 12x12mm NFBGA (GREEN / Pb-Free)

产品概述

The DAC34H84 is a very low power, high dynamic range, quad-channel, 16-bit digital-to-analog converter (DAC) with a sample rate as high as 1.25 GSPS.The device includes features that simplify the design of complex transmit architectures: 2x to 16x digital interpolation filters with over 90 dB of stop-band attenuation simplify the data interface and reconstruction filters. Independent complex mixers allow flexible carrier placement.A high-performance low jitter clock multiplier simplifies clocking of the device without significant impact on the dynamic range. The digital Quadrature Modulator Correction (QMC) enables complete IQ compensation for gain, offset, phase and group delay between channels in direct up-conversion applications.Digital data is input to the device through a 32-bit wide LVDS data bus with on-chip termination. The wide bus allows the processing of very high bandwidth signals. The device includes a FIFO, data pattern checker and parity test to ease the input interface. The interface also allows full synchronization of multiple devices.The device is characterized for operation over the entire industrial temperature range of –40°C to 85°C and is available in a 196-ball, 12x12mm, 0.8mm pitch BGA package.The DAC34H84 very low power, high bandwidth support, superior crosstalk, high dynamic range and features are an ideal fit for next generation communication systems.

DAC34H84IZAYR 电路图

DAC34H84IZAYR 电路图

DAC34H84IZAYR 电路图

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9