- 封装:*
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:*
- 参考价格:$0.3003-$0.75
更新日期:2024-04-01 00:04:00
产品简介:具有复位功能的高速 CMOS 逻辑双路单稳多频振荡器
查看详情- 封装:*
- RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
- 包装方式:*
- 参考价格:$0.3003-$0.75
CD74HC221NSR 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
SO-16
2022+ -
12000
-
上海市
-
-
-
原装可开发票
CD74HC221NSR 中文资料属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:逻辑 - 多频振荡器
- 系列:74HC
- 逻辑类型:单稳态
- 独立电路:2
- 施密特触发器输入:是
- 传输延迟:18ns
- 输出电流高,低:5.2mA,5.2mA
- 电源电压:2 V ~ 6 V
- 工作温度:-55°C ~ 125°C
- 安装类型:*
- 封装/外壳:*
- 供应商设备封装:*
- 包装:*
- 其它名称:296-31575-6
产品特性
- Overriding RESET Terminates Output Pulse
- Triggering from the Leading or Trailing Edge
- Q and Q\ Buffered Outputs
- Separate Resets
- Wide Range of Output-Pulse Widths
- Schmitt Trigger on B Inputs
- Fanout (Over Temperature Range) Standard Outputs . . . . 10 LSTTL Loads Bus Driver Outputs . . . . 15 LSTTL Loads
- Standard Outputs . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . 55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types 2V to 6V Operation High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types 4.5V to 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) CMOS Input Compatibility, Il 1µA at VOL, VOH
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
产品概述
The HC221 and CD74HCT221 are dual monostable multivibrators with reset. An external resistor (RX) and an external capacitor (CX) control the timing and the accuracy for the circuit. Adjustment of RX and CX provides a wide range of output pulse widths from the Q and Q\ terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse.Once triggered, the outputs are independent of further trigger inputs on A\ and B. The output pulse can be terminated by a LOW level on the Reset (R)\ pin. Trailing Edge triggering (A)\ and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the IC is reset. If either Mono is not used each input (on the unused device) must be terminated either high or low.The minimum value of external resistance, RX, is typically 500. The minimum value of external capacitance, CX, is 0pF. The calculation for the pulse width is tW = 0.7 RXCX at VCC = 4.5V.
CD74HC221NSR 数据手册
数据手册 | 说明 | 数量 | 操作 |
---|---|---|---|
![]() |
High-Speed CMOS Logic Dual Monostable Multivibrator with Reset |
18 Pages页,380K | 查看 |
CD74HC221NSR 相关产品
- 74HC123D,653
- 74HC221D,653
- 74HC4538D,653
- 74HCT123D,652
- 74HCT123D,653
- 74HCT4538N,112
- 74LVC1G123DCTRE4
- 74LVC1G123DCTRG4
- 74LVC1G123DCTTE4
- 74LVC1G123DCTTG4
- 74LVC1G123DCURE4
- 74LVC1G123DCURG4
- 74LVC1G123DCUTG4
- CD14538BE
- CD14538BM96
- CD14538BNSR
- CD14538BPWR
- CD14538BPWRG4
- CD4047BCMX
- CD4047BE
- CD4047BM96
- CD4047BM96G4
- CD4047BNSR
- CD4047BPWR
- CD4098BE
- CD4098BM96
- CD4098BM96G4
- CD4098BPWR
- CD74HC123E
- CD74HC123M96