您好,欢迎来到知芯网

更新日期:2024-04-01 00:04:00

产品简介:具有输入存储的高速 CMOS 逻辑 8 位移位寄存器

查看详情

CD54HC597F3A 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

CD54HC597F3A 中文资料属性参数

  • 现有数量:0现货1,818Factory
  • 价格:在售
  • 系列:*
  • 包装:管件
  • 产品状态:在售
  • 逻辑类型:-
  • 输出类型:-
  • 元件数:-
  • 每个元件位数:-
  • 功能:-
  • 电压 - 供电:-
  • 工作温度:-
  • 安装类型:-
  • 封装/外壳:-
  • 供应商器件封装:-

产品特性

  • Buffered Inputs
  • Asynchronous Parallel Load
  • Fanout (Over Temperature Range) Standard Outputs...10 LSTTL Loads Bus Driver Outputs...15 LSTTL Loads
  • Standard Outputs...10 LSTTL Loads
  • Bus Driver Outputs...15 LSTTL Loads
  • Wide Operating Temperature Range... –55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types 2V to 6V Operation High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types 4.5V to 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH

产品概述

The ’HC597 and CD74HCT597 are high-speed silicon gate CMOS devices that are pin compatible with the LSTTL 597 devices. Each device consists of an 8-flip-flop input register and an 8-bit parallel-in/serial-in, serial-out shift register. Each register is controlled by its own clock. A "low" on the parallel load input (PL\) shifts parallel stored data asynchronously into the shift register. A "low" master input (MR\) clears the shift register. Serial input data can also be synchronously shifted through the shift register when PL\ is high.

CD54HC597F3A 数据手册

数据手册 说明 数量 操作
CD54HC597F3A

High-Speed CMOS Logic 8-Bit Shift Register with Input Storage

14 Pages页,331K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9