您好,欢迎来到知芯网

更新日期:2024-04-01

产品简介:具有同步复位的高速 CMOS 逻辑 4 位二进制计数器

查看详情

CD54HC163F3A 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

CD54HC163F3A 中文资料属性参数

  • 现有数量:0现货1,829Factory
  • 价格:在售
  • 系列:*
  • 包装:管件
  • 产品状态:在售
  • 逻辑类型:-
  • 方向:-
  • 元件数:-
  • 每个元件位数:-
  • 复位:-
  • 定时:-
  • 计数速率:-
  • 触发器类型:-
  • 电压 - 供电:-
  • 工作温度:-
  • 安装类型:-
  • 封装/外壳:-
  • 供应商器件封装:-

产品特性

  • ’HC161, ’HCT161 4-Bit Binary Counter, Asynchronous Reset
  • ’HC163, ’HCT163 4-Bit Binary Counter, Synchronous Reset
  • Synchronous Counting and Loading
  • Two Count Enable Inputs for n-Bit Cascading
  • Look-Ahead Carry for High-Speed Counting
  • Fanout (Over Temperature Range) Standard Outputs...10 LSTTL Loads Bus Driver Outputs...15 LSTTL Loads
  • Standard Outputs...10 LSTTL Loads
  • Bus Driver Outputs...15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types 2V to 6V Operation High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types 4.5V to 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) CMOS Input Compatibility, Il 1µA at VOL, VOH
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il 1µA at VOL, VOH

产品概述

The ’HC161, ’HCT161, ’HC163, and ’HCT163 are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counting applications. The ’HC161 and ’HCT161 are asynchronous reset decade and binary counters, respectively; the ’HC163 and ’HCT163 devices are decade and binary counters, respectively, that are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.A low level on the synchronous parallel enable input, SPE, disables counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for SPE are met).All counters are reset with a low level on the Master Reset input, MR. In the ’HC163 and ’HCT163 counters (synchronous reset types), the requirements for setup and hold time with respect to the clock must be met.Two count enables, PE and TE, in each counter are provided for n-bit cascading. In all counters reset action occurs regardless of the level of the SPE\, PE and TE inputs (and the clock input, CP, in the ’HC161 and ’HCT161 types).If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.The look-ahead carry feature simplifies serial cascading of the counters. Both count enable inputs (PE and TE) must be high to count. The TE input is gated with the Q outputs of all four stages so that at the maximum count the terminal count (TC) output goes high for one clock period. This TC pulse is used to enable the next cascaded stage.

CD54HC163F3A 数据手册

数据手册 说明 数量 操作
CD54HC163F3A

High-Speed CMOS Logic Presettable Counters

16页,286K 查看
CD54HC163F3A

High-Speed CMOS Logic Presettable Counters

16页,286K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9