您好，欢迎来到知芯网
搜索
热门搜索：
发布采购

CD54HC107F3A

Texas Instruments 触发器

更新日期：2024-04-01

CD54HC107F3A

Texas Instruments 触发器

产品简介：具有复位功能的高速 CMOS 逻辑双通道下降沿 J-K 触发器

查看详情

CD54HC107F3A 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

CD54HC107F3A 中文资料属性参数

  • 现有数量：0现货1,369Factory
  • 价格：在售
  • 系列：*
  • 包装：管件
  • 产品状态：在售
  • 功能：-
  • 类型：-
  • 输出类型：-
  • 元件数：-
  • 每个元件位数：-
  • 时钟频率：-
  • 不同 V、最大 CL 时最大传播延迟：-
  • 触发器类型：-
  • 电流 - 输出高、低：-
  • 电压 - 供电：-
  • 电流 - 静态 (Iq)：-
  • 输入电容：-
  • 工作温度：-
  • 安装类型：-
  • 供应商器件封装：-
  • 封装/外壳：-

产品特性

  • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
  • Asynchronous Reset
  • Complementary Outputs
  • Buffered Inputs
  • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25°C
  • Fanout (Over Temperature Range) Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
  • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types 2V to 6V Operation High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • 2V to 6V Operation
  • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types 4.5V to 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) CMOS Input Compatibility, Il 1µA at VOL, VOH
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il 1µA at VOL, VOH

产品概述

The ’HC107 and ’HCT107 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.These flip-flops have independent J, K, Reset and Clock inputs and Q and Q\ outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low level input.This device is functionally identical to the HC/HCT73 but differs in terminal assignment and in some parametric limits.The HCT logic family is functionally as well as pin compatible with the standard LS family.
查看全部

CD54HC107F3A 数据手册

数据手册 说明 数量 操作
CD54HC107F3A

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

 11 Pages页,267K 查看

CD54HC107F3A 相关产品

IC 索引： A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9