更新日期:2024-04-01
产品简介:CMOS 可预设置 N 分频计数器
查看详情CD4018BF3A 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
-
8 -
5500
-
杭州
-
-
-
原装正品现货
-
-
2019+ -
5800
-
上海市
-
-
-
全新原装现货
-
TI厂商
-
模块
23+ -
15000
-
上海市
-
-
-
中国区代理原装进口特价
-
TI
-
CDIP16
23+ -
5800
-
上海市
-
-
-
进口原装现货,杜绝假货。
-
TI
-
DIP
/0428 -
7
-
台州
-
-
CD4018BF3A 中文资料属性参数
- 现有数量:0现货5,295Factory
- 价格:在售
- 系列:4000B
- 包装:管件
- 产品状态:在售
- 逻辑类型:除以 N
- 方向:上
- 元件数:1
- 每个元件位数:5
- 复位:异步
- 定时:同步
- 计数速率:17 MHz
- 触发器类型:正边沿
- 电压 - 供电:3 V ~ 18 V
- 工作温度:-55°C ~ 125°C(TA)
- 安装类型:通孔
- 封装/外壳:16-CDIP(0.300",7.62mm)
- 供应商器件封装:16-CDIP
产品特性
- Medium speed operation 10 MHz (typ.) at VDD VSS = 10 V
- Fully static operation
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V 2 V at VDD = 10 V 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of B Series CMOS Devices"
- Applications: Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters Fixed and programmable counters greater than 10 Programmable decade counters Divide-by-"N" counters/frequency synthesizers Frequency division Counter control/timers
- Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters
- Fixed and programmable counters greater than 10
- Programmable decade counters
- Divide-by-"N" counters/frequency synthesizers
- Frequency division
- Counter control/timers
产品概述
CD4018B types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating. CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the Q\5, Q\4, Q\3, Q\2, Q\1 signals, respectively, back to the DATA input. Divide-by-9, 7, 5, or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions grater than 10 can be achieved by use of multiple CD4018B units. The counter is advanced one count at the positive clock-signal transition.. Schmitt Trigger action on the clock line permits unlimited clock rise and fall times. A high RESET signal clear the counter to an all-zero condition. A high PRESET-ENABLE signal allows information on the JAM inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix),
16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes),
and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
CD4018BF3A 相关产品
- 1P1G125QDRYRQ1
- 1P1G126QDRYRQ1
- 1P2GU04QDRYRQ1
- 2N7001TDCKR
- 2N7001TDPWR
- 54FCT245TDB
- 5962-8762401CA
- 5962-8766301MRA
- 5962-8768001EA
- 7202LA50JG
- 7203L20TDB
- 7204L35J
- 72805LB15PF
- 7280L20PA
- 72V201L15PFGI
- 72V211L10PFG
- 72V245L10PFG
- 72V3640L10PF
- 72V3660L7-5PFI
- 72V70210DAG
- 72V70840DAG
- 72V73273BBG
- 74AHC05S14-13
- 74AHC05T14-13
- 74AHC1G126MDCKTEP
- 74AHC32S14-13
- 74AHC594S16-13
- 74AHC594T16-13
- 74AHCT08PW-Q100J
- 74AHCT125S14-13