您好,欢迎来到知芯网
  • 封装:64-VFQFN 裸露焊盘
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:带卷 (TR)
  • 参考价格:$37.946

更新日期:2024-04-01 00:04:00

产品简介:双通道、14 位、65MSPS 模数转换器 (ADC)

查看详情
  • 封装:64-VFQFN 裸露焊盘
  • RoHS:无铅 / 符合限制有害物质指令(RoHS)规范要求
  • 包装方式:带卷 (TR)
  • 参考价格:$37.946

ADS62P42IRGCR 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

ADS62P42IRGCR 中文资料属性参数

  • 产品培训模块:Data Converter Basics
  • 标准包装:2,000
  • 类别:集成电路 (IC)
  • 家庭:数据采集 - 模数转换器
  • 系列:-
  • 位数:14
  • 采样率(每秒):65M
  • 数据接口:串行,并联
  • 转换器数目:2
  • 功率耗散(最大):-
  • 电压电源:模拟和数字
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:64-VFQFN 裸露焊盘
  • 供应商设备封装:64-VQFN 裸露焊盘(9x9)
  • 包装:带卷 (TR)
  • 输入数目和类型:2 个差分,单极

产品特性

  • Maximum Sample Rate: 125 MSPS
  • 14-Bit Resolution with No Missing Codes
  • 95 dB Crosstalk
  • Parallel CMOS and DDR LVDS Output Options
  • 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off
  • Digital Processing Block with: Offset Correction Fine Gain Correction, in Steps of 0.05 dB Decimation by 2/4/8 Built-in and Custom Programmable 24-Tap Low-/High-/ Band-Pass Filters
  • Offset Correction
  • Fine Gain Correction, in Steps of 0.05 dB
  • Decimation by 2/4/8
  • Built-in and Custom Programmable 24-Tap Low-/High-/ Band-Pass Filters
  • Supports Sine, LVPECL, LVDS and LVCMOS Clocks and Amplitude Down to 400 mVPP
  • Clock Duty Cycle Stabilizer
  • Internal Reference; Supports External Reference also
  • 64-QFN Package (9mm × 9mm)
  • Pin Compatible 12-Bit Family (ADS62P2X)

产品概述

ADS62P4X is a dual channel 14-bit A/D converter family with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges. ADS62P4X includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled.Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62P4X includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

ADS62P42IRGCR 电路图

ADS62P42IRGCR 电路图

ADS62P42IRGCR 电路图

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9