更新日期:2024-04-01
产品简介:CMOS 4 级并行输入/并行输出移位寄存器
查看详情8101701EA 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
Texas Instruments
-
CDIP16
21+ -
200
-
上海市
-
-
-
一级代理原装
8101701EA 中文资料属性参数
- 现有数量:0现货2,117Factory
- 价格:在售
- 系列:*
- 包装:管件
- 产品状态:在售
- 逻辑类型:-
- 输出类型:-
- 元件数:-
- 每个元件位数:-
- 功能:-
- 电压 - 供电:-
- 工作温度:-
- 安装类型:-
- 封装/外壳:-
- 供应商器件封装:-
产品特性
- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK\ inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Buffered inputs and outputs
- High speed 12 MHz (typ.) at VDD = 10 V
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications: Counters, Registers Arithmetic-unit registers Shift-left shift right registers Serial-to-parallel/parallel-to-serial conversions Sequence generation Control circuits Code conversion
- Counters, Registers Arithmetic-unit registers Shift-left shift right registers Serial-to-parallel/parallel-to-serial conversions
- Arithmetic-unit registers
- Shift-left shift right registers
- Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- Control circuits
- Code conversion
产品概述
CD4035B is a four-stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK\ logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low).Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high.In the parallel or serial mode information is transferred on positive clock transitions.When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. THe TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK signal.JK\ input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence-generation applications. With JK\ inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
8101701EA 相关产品
- 1P1G125QDRYRQ1
- 1P1G126QDRYRQ1
- 1P2GU04QDRYRQ1
- 2N7001TDCKR
- 2N7001TDPWR
- 54FCT245TDB
- 5962-8762401CA
- 5962-8766301MRA
- 5962-8768001EA
- 7202LA50JG
- 7203L20TDB
- 7204L35J
- 72805LB15PF
- 7280L20PA
- 72V201L15PFGI
- 72V211L10PFG
- 72V245L10PFG
- 72V3640L10PF
- 72V3660L7-5PFI
- 72V70210DAG
- 72V70840DAG
- 72V73273BBG
- 74AHC05S14-13
- 74AHC05T14-13
- 74AHC1G126MDCKTEP
- 74AHC32S14-13
- 74AHC594S16-13
- 74AHC594T16-13
- 74AHCT08PW-Q100J
- 74AHCT125S14-13