您好,欢迎来到知芯网

更新日期:2024-04-01

产品简介:军用 3 通道、3 输入、3V 至 18V 与门

查看详情

7705102CA 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

7705102CA 中文资料属性参数

  • 现有数量:0现货10,001Factory
  • 价格:在售
  • 系列:*
  • 包装:管件
  • 产品状态:在售
  • 逻辑类型:-
  • 电路数:-
  • 输入数:-
  • 特性:-
  • 电压 - 供电:-
  • 电流 - 静态(最大值):-
  • 电流 - 输出高、低:-
  • 逻辑电平 - 低:-
  • 逻辑电平 - 高:-
  • 不同 V、最大 CL 时最大传播延迟:-
  • 工作温度:-
  • 安装类型:-
  • 供应商器件封装:-
  • 封装/外壳:-

产品特性

  • Medium-Speed Operation - tPLH, tPHL = 60 ns (typ.) at VDD = 10 V
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range) = 1 V at VDD = 5 V 2 V at VDD = 10 V 2.5 V at VDD = 15 V
  • 1 V at VDD = 5 V
  • 2 V at VDD = 10 V
  • 2.5 V at VDD = 15 V
  • Standardized, symmetrical output characteristics
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

产品概述

CD4073B, CD4081B and CD4082B AND gates, provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.The CD4073B, CD4081B, and CD4082B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

7705102CA 数据手册

数据手册 说明 数量 操作
7705102CA

CMOS AND GATES

12 Pages页,531K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9