更新日期:2024-04-01
产品简介:具有施密特触发输入的 2 通道、2 输入、1.65V 至 5.5V 与非门
查看详情74LVC2G132DCUTG4 供应商
- 公司
- 型号
- 品牌
- 封装/批号
- 数量
- 地区
- 日期
- 说明
- 询价
-
TI
-
原厂原装
22+ -
3288
-
上海市
-
-
-
一级代理原装
-
TI(德州仪器)
-
VSSOP-8
2022+ -
12000
-
上海市
-
-
-
原装可开发票
74LVC2G132DCUTG4 中文资料属性参数
- 现有数量:0现货10,000Factory
- 价格:Digi-Key 停止提供
- 系列:74LVC
- 包装:卷带(TR)
- 产品状态:Digi-Key 停止提供
- 逻辑类型:与非门
- 电路数:2
- 输入数:2
- 特性:施密特触发器
- 电压 - 供电:1.65V ~ 5.5V
- 电流 - 静态(最大值):10 μA
- 电流 - 输出高、低:32mA,32mA
- 逻辑电平 - 低:0.39V ~ 1.87V
- 逻辑电平 - 高:1.16V ~ 3.33V
- 不同 V、最大 CL 时最大传播延迟:6ns @ 5V,50pF
- 工作温度:-40°C ~ 125°C
- 安装类型:表面贴装型
- 供应商器件封装:8-VSSOP
- 封装/外壳:8-VFSOP(0.091",2.30mm 宽)
产品特性
- Available in Texas Instruments NanoFree Package
- Supports 5-V VCC Operation
- Inputs Accept Voltages to 5.5 V
- Max tpd of 5.3 ns at 3.3 V
- Low Power Consumption, 10-μA Max ICC
- ±24-mA Output Drive at 3.3 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Support Translation Down (5V to 3.3V and 3.3V to 1.8V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
产品概述
This dual 2-input NAND gate with Schmitt-trigger inputs is designed for 1.65-V to 5.5-V
VCC operation.The SN74LVC2G132 contains two inverters and performs the Boolean function Y =
A ⋅ B or Y = A + B in positive
logic. The device functions as two independent inverters, but because of Schmitt action, it has
different input threshold levels for positive-going (VT+) and negative-going
(VT-) signals.NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the
die as the package.This device can be triggered from the slowest of input ramps and still give clean
jitter-free output signals.This device is fully specified for partial-power-down applications using
Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
74LVC2G132DCUTG4 相关产品
- 1P1G125QDRYRQ1
- 1P1G126QDRYRQ1
- 1P2GU04QDRYRQ1
- 2N7001TDCKR
- 2N7001TDPWR
- 54FCT245TDB
- 5962-8762401CA
- 5962-8766301MRA
- 5962-8768001EA
- 7202LA50JG
- 7203L20TDB
- 7204L35J
- 72805LB15PF
- 7280L20PA
- 72V201L15PFGI
- 72V211L10PFG
- 72V245L10PFG
- 72V3640L10PF
- 72V3660L7-5PFI
- 72V70210DAG
- 72V70840DAG
- 72V73273BBG
- 74AHC05S14-13
- 74AHC05T14-13
- 74AHC1G126MDCKTEP
- 74AHC32S14-13
- 74AHC594S16-13
- 74AHC594T16-13
- 74AHCT08PW-Q100J
- 74AHCT125S14-13