您好,欢迎来到知芯网
  • 参考价格:¥1,541.12-¥1,627.78

更新日期:2024-04-01 00:04:00

产品简介:航天级 QMLV、35V、双 0.4A 400kHz PWM 控制器

查看详情
  • 参考价格:¥1,541.12-¥1,627.78

5962-8951105VEA 供应商

  • 公司
  • 型号
  • 品牌
  • 封装/批号
  • 数量
  • 地区
  • 日期
  • 说明
  • 询价

5962-8951105VEA 中文资料属性参数

  • 制造商:Texas Instruments
  • 产品种类:电压模式 PWM 控制器
  • 输出端数量:Dual Output
  • 拓扑结构:Boost, Flyback, Forward, Full-Bridge, Half-Bridge, Push-Pull
  • 输出电流:400 mA
  • 开关频率:400 KHz
  • 占空因数(最大值):49 %
  • 最大工作温度:+ 125 C
  • 最小工作温度:- 55 C
  • 封装 / 箱体:CDIP-16
  • 封装:Tube
  • 下降时间:50 ns
  • 安装风格:Through Hole
  • 上升时间:100 ns
  • 工厂包装数量:1
  • 同步管脚:Yes

产品特性

  • QML-V Qualified, SMD 5962-89511
  • Rad-Tolerant: 30 kRad (Si) TID(1)
  • 8-V to 35-V Operation
  • 5.1-V Buried Zener Reference Trimmed to ±0.75%
  • 100-Hz to 400-kHz Oscillator Range
  • Separate Oscillator Sync Terminal
  • Adjustable Deadtime Control
  • Internal Soft Start
  • Pulse-by-Pulse Shutdown
  • Input Undervoltage Lockout With Hysteresis
  • Latching PWM to Prevent Multiple Pulses
  • Dual Source/Sink Output Drivers
  • Low Cross Conduction Output Stage
  • Tighter Reference Specifications

产品概述

The UC1525B pulse width modulator integrated circuit is designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip 5.1-V buried zener reference is trimmed to ±0.75%, and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead-time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state.

5962-8951105VEA 数据手册

数据手册 说明 数量 操作
5962-8951105VEA

Regulating Pulse Width Modulators

14 Pages页,654K 查看

IC 索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9